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This project is about the development of Smart Transducer Interface Module in 
hardware. The IEEE1451.2 smart sensor approach specifics a 'plug and pla "capabilit 
in a transducer module, which is achieved through transducer electronic data sheet 
(TEDS). It specifics a digital interface to access this data sheet, read s .nsor and s 'l 
actuator. J\ write and logic function to access Tl~Ds and transducer arc defined. This 
STIM will be implemented using VI ISi 1 Iardwarc Description Lan 'Lia re (VI IDL), 
Peak rPGA software. This report will comprise the TIM phase from the dcsi in phase 
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CHAPTER 1 : INTRODUCTION 
1.0 INTRODUCTION 
Transducer serve a wide variety of industry's needs, manufacturing, industrial 
control, building automotive and biomedicine are but a few. Since the transducer 
market is very diverse, transducer manufactures are seeking ways to build low- 
cost and large-scale production. Since then, research has been done by family of 
fEEE to investigate low cost of data interface for I w cost en or. Family f 
IEEE 1451 have proposed a standard that VHDL implcmcntati n f TIM IS 
suitable for compact solution allowing c t reduction and enhanced product 
functionality. All these arc significant contributes to productivity impr vcmcnt 
and will benefit producers, vendor, system integrates and u er. 
Smart sensor that can extract more informati n fr m urr uncling 
environment since it ha computational capability. This sens r is equipped with 
some elaboration unit that treats incoming signal p rating, f r in ranee ·, an 
analog to digital conversion and a calibration producer. A key charact xistic f 
smart sensor is that it operates n the input signal in a logical fashion to incr iasc 
the value of the information that it process. The sens r is capable or making 
logical decisions as the sour ·c of' the information. th 'I' 1111111 lhttt, sm rrt Sl'11sors 










1.1 OBJECTIVE OF PROJECT 
There are several objectives to be achieved in completing this project. 
•!• To improve the STIM performances that already exist, by target a low co t f 
smart sensor with integrated sensor. This can be achieved by using VHDL 
approach. VHDL is a hardware language that created to describe the behavior of 
systems and electronic digital circuit. 
•!• To have a fuJJy understanding of STIM implementation, fundamental and 
architecture. Also understand of how each m dule c mmunicate each other. 
•!• To design, coding and simulate the main tate machine of TIM using Vl IDL 
application software that is Peak FP A Design uitc by having a g od command 
of VHDL at the end of this project. 
1.2 SCOPE OF PROJECT 
The research will mainly concentrate n the main state machine that manage· all 
the primary operation of the ST[M. incc, the main stat' rnachin • accomplish ·s 
more function to implement the TIM, so this proj ct only coordinatin ' data 
transport and trigger. Hence, du· this limitation, sorn • of' th· featur ·s rnayb · 
can't fully implement the TIM. This .'TIM only d ·s ·rib· two Tl~DS, M ·111 










Beside that, it is design the STIM in terms of drawing necessary diagram 
and developing the necessary sub modules, data transport and trigger using 
VHDL source code. 
1.3 PROJECT CONSTRAINT 
The STIM cannot be implementing all the features available in the tandard f 
STIM. This is because the complexity of certain feature . Thi STlM nly appl 
two channels than seven channels in the standard and only utilize Meta T 
and Channel TEDS compare with the standard there arc eight T D 'xi t. 
There is also the time constraint on developing the s urc 
simulation of the design and whether the simulation and coding f th m du! 
can be completed within the duration due to the Jack of exp ri nc 
1.4 PROBLEM DEFINITION 
The main problem that has been detected during the early stag 
1. Defining the scope 
Standard dcsi 111 of 111ui11 state machine munu cs ult th· features nc xlcd. it i · 










each of sub modules interconnected with each other. 
2. Design the block diagram 
Block diagram for each module and sub modules are needed to present on 
Chapter 4. 
3. Developing source code 
It is quite hard to learn VHDL in order to build and implement main tate 
machine of STIM. 
1.5 PROBLEM SOLVING 
1. To define the scope, we have to really understand the fundam ntal and 
implementation of STIM. By review the standard and litcratur rclat d t TIM 
the function that used in STIM can be identify. All the relevant s ur 
based on the function. 
2. To design a complete block diagram, more time i needed. We ha 
all the process and action involved and also con idcr th input and utput r 
each sub modules. Also frequent meeting with the upcr i r t di cu th 
design. 
3. To develop a go d command of source code, m re time is needed t learn 










1.6 PRO.JECT LAYOUT 
This project consists of seven chapters. The purpose of this layout is to give an 
overview of phases involved during the project development. The summary of 
each chapter presented as follows: 
CHAPTER l:INTRODUCTION 
This chapter gives an overview of major phase of the project that ha to be done, 
the objective, project scope and project schedule. 
CHAPTER 2: LITERATURE REVIEW 
A brief explanation on topic researches that relevant to this pr ~ t. It co .rs 
about STIM, explanation what is STIM, standard of STIM, how itwork and 
others. 
CHAPTER3:METHADOLOGY 
mphasize on the justification for the pr ject meth d 1 gy, what kin f lifi 
cycle and programming language to be used in TfM im I m ntati n. 
CHAPTER 4: SY TEM ANALYSIS 
A brief explanation on the scope of the pr jcct, that is data tran p rt and 
tri , icrin > function, d ·script ion of "Heh sub m dulcs. VI II L plays an imp rtant 
rol in the comp! nion of this pro] t. /\ bri ·I' ·xpl nuti n f VI 1 










CHAPTER 5: SYSTEM DESIGN 
This chapter focused on the conceptual and technical design of main state STIM 
and each module. It covers data flow diagram and process for each module. 
CHAPTER 6: SYSTEM IMPLEMENTATION AND TESTING 
This chapter focused on the design implementation and the coding proce s 
involved transforming of the design into the programming language. Al o 
discuss about testing and result achieved from the test to assure that the 
implementation of modules works and to find any error or fault during 
implementation. 
CHAPTER 7: SYSTEM EVALUATION 
This chapter will touch various areas like conclusi n f pr jcct uggc ti n f r 
future enhancement, problem encountered during development pr c an 
others. 
1.7 PROJECT SCHEDULE 
The Gantt chart below shows the activities of each phase that will b carried out 
through the devel pmcnt of the system. r- his is imp rtant .cau e each pha 
must be done on lime und careful planning will muk .. it possi le. It will take 









""' 0 > 0 z; 
:z: 
0 C,!) 






























CHAPTER 2 : LJTERTTURE REVIEW 
2.0 A BRIEF EXPLANATION OF SENSOR 
2.0.1 Introduction 
Just about everything today in the technoJogy area is a candidate for having the 
prefix smart added to it. The term smart sensor was coined in the mid 1980 , and 
since then severaJ devices have been called smart sensors. The intelligent 
required by such devices are available from microcontroller unit (M ), digital 
signaJ processor (DSP) and application specific integrated circuit (A I ). Today 
microelectronic technology is applied to sensor. Before availability f 
microelectronic, the sensor or transducer used to mea ure physical quantitie 
such as temperature, pressure and flow usually will couple directly to read ut 
device, typically a meter that was read by an observer. The transducer con erted 
the physical quantity being measured to a displacement. The ob erver initiat d 
system correction to change the reading closer to desired value. A en or TIM 
can be used to take measurements of any type with the appropriat anal g 
sensors, such as pressure, temperature, air flow, v lum , and digital input 
like switches. 
omrnonly the i 'linilio11 of tran 'du ier is a cl vi ·c that converts energy 










process. A sensor is a device that provides useful output to a specified 
measurand. The sensor is the basic element of a transducer but it may refer to a 
detection of voltage in the electrical regime that does not required conversion. 
An Institute of Electrical and Electronic Engineers (IEEE) committ e has 
beenactively consolidating terminology that applies to microelectronic sensor . 
The recently approved IEEE1451.2 specification defines a smart ensor as a 
sensor that provides function beyond those necessary for generating a correct of 
a sensed or controlled quantity. This function simplifies the integration of the 
transducer into application in a network environment. 
2.0.2 What a sensor 
A suite of technologies underlie the rise of sensor , including M M , piez - 
materials, micromachines, very large scale integration (VLSI) vi eo and 
handful of other technologies MEMS are by far the most important f th 
technologies enabling the rise of sensors in the near term. lJ1 c ncept, MEM 
technology is simplicity itself: it amount t n thing m r than u ing 
semiconductor manufacturing techniques to create analog devic s. M ~M 
research has been underway for over a decade, (2) and M "M -bas d d re ar 
already finding their way into the marketplace. The aut m bile industry 1 a 











Piezo-materials are materials (typically ceramics) that give off an 
electrical charge when deformed and, conversely, deform when in the presence 
of an electrical field. (3) Put a charge in, the material deforms; deform the 
material, it sends out a charge. Piezos are particularly useful as surface-mount 
sensors for measuring physical movement and stress in materials. But more 
importantly, piezos are useful not just for sensing but for effecting -- 
manipulating the analog world 
Micromachines are semiconductor cousins to M M technology. ike 
MEMS Micromachines are built using semiconductor manufacturing techniqu , 
but unlike MEMS, they are more complex in design, inc rporating in som 
instances micrometer-scale gears and other moving parts. 
2.0.3 Issues of analog sensor 
Research have been done to investigate multi- ensor module . In additi n t th 
increased number of sensors used in current vehicles, ne or more v hicl -wid 
data-communication networks are being used. These netw rk link ari u 
sensors to actuators and control centers and enable a variety of new autornotiv 
functions. penalty goes along with this conversion from a "dum " anal 
to a "smart" sensor capable of' v chiclc-wid communications. This io 't can 










Examination of sensor :function and placement shows that a variety of sensors 
lend themselves to being placed in localized clusters. These multi-sensor 
modules can share a single set of communication chips, thereby lowering the 
overall cost associated with the conversion to a smart sensor network. Packaging 
is one of the more expensive pieces of sensor manufacturing. By u ing a ingle 
housing, sensor cost is also reduced by eliminating multiple connectors and 
cables. Reducing the number of connectors, integrated circuits, and cable not 
only saves costs but also improves reliability and the assembly proces and 
reduces vehicle weight. 






















2.l The 1451 Family of Transducer Interfaces 
Transducers, defined here as sensors or actuators, serve a wide variety of 
industry's needs, manufacturing, industrial control automotive, aerospace 
building, and biomedicine are but a few. Since the transducer market is very 
diverse, transducer manufacturers are seeking ways to build low-cost networked 
smart transducers. Accepting the limitations created by the diverse technologies 
associated with sensors, actuators, networks and proces ors the J E 145 I 
family of sensors can be viewed as the cumulative efforts of several xpcrts 
highly experienced in the area of networking sensors. With this approach, the 
IEEE 1451 series becomes a reference set containing valuable guideline , 
practical rules, and insights into technical problems and pos iblc s luti n 
associated with networking sensors and actuators. 
The four standards in the IEEE 1451 family include: 
•!• IEEE 1451.1-1999 
Network Capable Application Processor (N AP) Inf rmati n M d I. Thi 
specification describes the object model of a smart transducer. It include the 
object classes, methods, and behaviors of a smart transducer. Thi standard wa 
approved recently. 
•!• I · 12 · 1451.2-1997 










to Microprocessor Communication Protocols and Transducer Electronic Data 
Sheet (TEDS) Formats. This specification describes the hardware interface and 
communication protocols between the smart transducer interface module (STIM) 
and the NCAP. It also includes a definition of the transducer electronic data sheet 
(TEDS), which allows users to store information about transducer characteristics 
in the sensor itself. 
•!• IEEE P1451.3 
Digital Communication and Transducer Electronic Data Sheet (T _.D ) Formats 
for Distributed Multidrop Systems. This standard is still in the approval pha e. 
•!• TEEE-P1451.4 
Mixed-Mode Communication Protocols and Transducer lectronic Data he ·t 
(TEDS) Formats. This specification describes how omc sensors may u e m 
of the digital features of I 451, such as electronic data hcct , while still allowing 
analog outputs. This specification is important for applications that r quire high 
data-acquisition rates, such as automotive impact testing. This standard i ti 11 in 
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2.1.1 Building Plug and Play Network Smart Transducer 
In response to the data explosion experienced by society, technical journals and 
the mass media have raised the issue of the present and future needs for 
bandwidth. Smart sensors help to reduce the communications bandwidth 
requirements by converting data into information. The advantage of a mart 
sensor is that it reduces or even eliminates the communications and control 
infrastructure needed to manage a system. 
In the case of building or factory controls, the systems are large, nd the 
sensor infrastructure is expensive. Smart sensors not only provide ignificant 
savings by reducing cabling and monitoring equipment costs, they al o pr vide 
enhanced reliability and safety because the sensor maintains local c 
the facilitywide control network fails. 
With large data acquisition (DA) systems there is a ne d f r If- 
identification of sensors. This feature provides ubstantial aving in th lab r 
required to record the serial numbers, calibration factor , and calibrati n date 
for all the sensors, and this feature reduces the chance of errors. elf- 
identification by itself is probably adequate justification f r using 'mart s sn r 
in criti ·ttl I A applications. 'iv ·n the advantug ·s f smart sensors. why arc 










fragmented nature of the fieldbus market and the unwillingness or inability of 
transducer manufacturers to support al I the networks now in use. Many sensor 
network or fieldbus implementations are available, each with its own strengths 
and weaknesses for a specific class of applications. Interfacing transducers to all 
these control networks and supporting the wide variety of communications 
protocols represents a significant and costly effort to transducer manufacturers. 
Today, there is no common digital communication interface standard 
between transducers and network communications node ; each tran ducer 
manufacturer defines and builds its own interface. Consequently, transducer 
manufacturers cannot afford to support all the control network for which th ~ir 
products are suited. An open, universally accepted transducer interface standard 
would facilitate the development of network-capable smart sen or and actual r 
and should result in faster acceptance and implementation of smart ensor int 
the market. 
2.1.2 Issues of Sensor Industry 
Issues addressed will include the status of IEE 1451.3 and 1451.4 wireles 
sensing using Bluetooth technol gy, adding intelligence t sensors, smart 
interfacing, and a variety of smart scnsinu applications .. 'incc the industry 










longer be a need for compatibility with several types of networks and, therefore, 
no need for several types of NCAPS. The issue now becomes whether make 
smart sensors that integrate much of the STIM functionality into the sensor 
product and then connect these smart sensors to someone else's NCAP product. 
Sensor Synergy's strategy is to combine the NCAP and STIM into an 
adaptable smart transducer interface and cost-effectively provide the most useful 
features of IEEE 1451.2 to end-users and transducer manufacturer .. Thi 
approach addresses the reality of an Ethernet-dominated network envir nment 
without requiring sensor manufacturers to rework their product offering by 
tightly integrating microelectronics intelligence int their cnsor . 
IEEE 1451.3 defines a digital interface for connecting multipl , 
physically separated sensors. The multi-drop transducer bus tandard i a 
minibus implementation that is sufficiently small and inexpen ive l int grat 
into a transducer. IEE ~ 1451 .4 addre ses analog sensor with re p ct t th ir 
existing wiring and the requirement for wide bandwidth analog rnea ur merit . 
IEEE 1451.4 will allow analog-output, mixcd-m de tran due r t c mmuni at 
digital information with a high-level IEEE 1451 object. T fit int the digital 
network defined by other 1451 standard , the bi-directi nal digital 
communication ofsclf-idcntiflcutlon, test, and progrumrnablc •j mal conditi rung 










In other applications that do not involve multiple protocols, alternative 
ways of communicating smart-sensor information are preferable, where, 
Crossbow Technology, Inc. is using the TEDS from 1451.2 in wireless sensor 
networking solutions based on the Bluetooth™ 2.45 GHz frequency hopping 
spread spectrum standard. Their CrossNET™ architecture is an integrated 
hardware/software solution for implementing wireless sensor networks. The 
solution facilitates the use of sensors in applications that, for example are 
difficult or possible to wire or are subjected to harsh condition . 
The CrossNet node incorporates a Bluetooth radio for wirele 
communication with a computer or handhold device, and can contr I up t fi ur 
sensors. Smart I/O cables connect sensors to the CrossNet node and provide elf- 
identifying circuitry using the TEDS. Using a Bluctooth radio a P an 
communicate wirelessly with CrossNet nodes, extending data acquisition and 
control capabilities to multiple users connected via a n tw rk. F r u r 
requiring a Bluetooth interface to their personal c rnputcr ro b w uppli 
USB to Bluetooth radio connection. The Bluetooth interface i c nnect d t a 
personal computer via the USB port, up to a distance f 10 met r . 
At Crossbow, we believe that software, combined with th right digital 
archit .cturc, will bu the key to smart rs msiuu solutions This ap r ach can ring 










into smart sensors. Coupling this with wireless technology really bridges the gap 
between the analog, physical world and the new computer/Interment 
infrastructure." 
2.2 SMART TRANSDUCER INTERFACE MODULE (STIM) 
2.2.1 What is a STIM? 
A Smart Transducer Interface Module (STTM) is a module that contain T 0 , 
logic to implement the transducer interface, the transducer( ) and any signal 
conversion or signal conditioning. It consists of I to 255 sensor r actual r r 
any combination of them, DAC, ADC and Digital J/O to interface the sensor or 
actuators. It also consists of conversion circuitry, addres logic and digital 
electronics or microprocessors to convert the sensor readings into digital form or 
to convert digital output to manipulate actuators to and from the netw rk. A 
STIM is controlled by a Network apable Application Procc or AP) 
module by means of a dedicated digital interface. This interface i n t a netw rk. 
The NCAP mediates between the TJM and a digital network, and ma pr ide 
local intelligence. Through the N AP sensor data is passed to a network. Wh n a 
STIM contains more than one transducer, it may be referred t a a multichannel 









A transducer channel is denoted "smart" in this context because of the following 
three features: 
•!• It is described by a machine-readable, Transducer Electronic Data Sheet (TEDS). 
•!• The control and data associated with the channel are digital. 
•!• Triggering, status, and control are provided to support the proper functioning of 
the channel. 
When power is applied to the STIM, the information that it carries in the 
TEDS is made available to the NCAP for local usage, and for distribution to the 
rest of the network as necessary. Once the TEDS is read the N AP know how 
fast it can communicate with the STIM, how many channel the TIM has, and 
the data format of each channel. It can then send information to the TIM, r a k 
the sensor to perform a reading or get information about reading from th 
sensor. 
2.2.2 Transducer channel types 
There six channel types in this STIM. An additional eventh chann I typ i 
identified to allow for extensions to TlM behavior. •ach channel typ ha th ir 
owns detailed timing and control. The seven channel type are as follow : 
/\ sensor mcusurcs some physical parameter on d .rnand and r ·turns di 1ital data 










triggering event. The data set available to be read shall be the data set acquired as 
a result of the most recent trigger event. 
•!• Actuator 
An actuator causes a physical or virtual action to occur that shall be related to the 
data set sent to the actuator. The actuator state changes to match the data set most 
recently sent to it when a triggering event occurs. 
•!• Buffered sensor 
A buffered sensor has a single level of data buffering on the output channel. A 
new data set shall be sampled once for each triggering event. The data et 
available to be read shall be the data set acquired on the second mo t recent 
trigger event. 
•!• Data sequence sensor 
A data sequence sensor acquires data continuou ly with arnpling time und r 
control of the STIM. The data set selected shall be the one acquired i rmediately 
following the trigger. 
•!• Buffered data sequence sensor 
A buffered data sequence sensor acquires data continu usly with arnpling tim 
under control of the STIM. The data set selected shall be th n acquir d 
immediately previous to the trigger. 
+ Evcntscquenccsensor 
An event sequence sensor produces A si 1nal whcnev ·r a specific event ccurs. 
The si rnal shall be the same signal used bys insors and actuator' to acknowledge 









2.2.3 Types of TEDS 
•!• Meta TEDS provide global information to the client about the STIM unit 
attached to the NCAP and includes the information necessary to access data in 
any of the channel TEDS. 
•!• Channel TEDS contains information specific to one of the transducer 
connected to the STIM; each sensor and each actuator connected to the TIM 
must have its own Channel TEDS 
•!• Calibration TEDS an optional TEDS, provides a data calibration capability 
using a standardized mathematical correction algorithm 
•!• Meta ID TEDS an optional TEDS with at most one of these T D per TIM 
unit, provides information about the STIM 
•!• Channel ID TEDS another optional T DS with at most one of the e D fl r 
each Channel TEDS, provides information about the transducer a ociated with 
the specified channel. 
•!• Calibration ID TE.OS provides a human-readable description f an 
information deemed relevant to the calibration of each channel 
•!• End User Application Specific TED is provided as a place to t r an 
additional human-readable data which is not recovered by the pecific T 










2.3 SENSING THE FUTURE 
The impact of sensors will be as surprising in the decade ahead as 
microprocessors were in the 1980s and lasers in the 1990s. And the surprises will 
be additive because of new interaction among existing generations of technology, 
with some of the most interesting applications of sensing technology applied to 
dealing with current problems. It's still early, but in the future, society and 
business will be saturating the world with communications and information. The 
future is not going to be people talking to people; it' not going to be pc pie 
accessing information. It's going to be about using machines to talk to other 
machines on behalf of people. That's where the growth is going to be. It's als 
why aJJ of our asswnptions about available bandwidth and how much bandwidth 
we need is wrong by orders of magnitude, once all of these machines start talking 
to each other. We're talking about washing machines cars bank machin , 
appliances of all kinds, oatmeal in boxes tagged with ens r , not talking 
machine like computer. 
2.3.1 Endless Possibilities 
RFID (Radio Frequency Identificati n Devices) is an I chip a computer n a 
chip that you can embed i11 suy, u bo of' defer' ·nt and th' detergent n w can 










obvious application is factory inventory control, but you can use it for all sorts of 
things. the market for RFID is vast today. 
Today, when you're thinking of machines talking to machines, people 
think about the personal computer or the mobile phone. But that's not even the 
start of it. Machines talking to machines are all about little devices in ide 
everyday things that we won't even see and won't even know exist. Imagine a 
home burglary system that's wireless. Each little burglar alarm each little burglar 
sensor has its own processor with its own Web page. 
This is another possibilities, that washer machine turns out that it got 
Internet connectivity but it also has a little wireless transponder in it. And it 
wakes up and it listens for a radio signal, and it picks up this little signal from the 
802.11 box on the side of your house that you already use for wirel ss Ethernet 
distribution for your computer. And washing machine starts a conversation with 
computer and Ethernet box. lectrolux is already d ing it. They want d to d thi 
because there's this huge unserved market of young people who would I to 
have a washing machine in their house They going to giv th m a wa hing 
machine, and we will charge them by the Joad. The machine will e in th ir 
house, but the title will remain with us. It was basically having the c nvenience 




















A system development methodology is a collection of procedure techniques, tools and 
documentation which help the developer to implement the product by translate the detail 
design into code. Therefore choosing the correct methodology for a project is very 
important because it will ensure the consistency and reproducibility to the product. Thi 
chapter illustrates the methodology that has been used in this project. 


















The following diagram shows a simplified design process including both 
synthesis and simulation, assuming that the target of the process is one or more 
programmable logic or ASIC chips. The key to understanding this process, and to 
understanding how best to use VHDL, is to remember the importance of test 
development. Test development should begin as soon as the general requirements of the 
system are known. 
VHDL (along with other forms of entry, such as schematics and block diagram ) 
will be used for design entry: after being captured into a design entry ystem using a text 
editor (or via a design entry tool that generates VHDL from higher-level graphical 
representations), the VHDL source code can be input to simulation, allowing it to 
functionally verified, or can be passed directly to synthesis tools for implementation in a 
specified type of device. 
On the test development side, VHDL test benches can be created that exer i 
the circuit to verify that it meets the functional and timing c n traint of th 
specification. These test benches may be entered using a text editor, or may be generat d 
from other forms oftest stimulus information, such as graphical waveforms. 
For accurate timing simulation of post-route circuits, a timing m del generation 
program obtained will be used Irorn a device vendor or third party simulati n model 
supplier. Model icncration tools such 'is this typically iencrat • tirning-unnotutcd VJ JDL 



















CHAPTER 4: SYSTEM ANALYSIS 
4.0 Introduction 
In this chapter, it will include all the function involved within in this 
scope of project. STIM shall implement addressing, interface data transport and 
triggering. There will a brief explanation on each sub modules, data transport and 
triggering function. In this project there are two channel involved which are 
sensor and actuator. Each channel may implement two T OS that are Meta 
TEDS and Channel TEDS function. 
4.1 Addressing 
Addressing is used in conjunction with the interface data transport. A full addr 
specifies whether data is being read or written, to which function, and t whi h 
STIM channel Functional and channel addresses are logical addre s . The 
mapping of functional or channel addresses to physical addr s 
accomplished within the STIM 
•!• Address Structured 
A full address shall be 2 bytes Ion ' and structur d. -or conv mien e, the m 't 
hall b 
significant byte is culled the Iunctlonal uddrcs» and the least si znificant byte is 










Functional address Channel address 
Most significant byte Least significant byte 
r/w Function code Channel number 
msb I lsb msb lsb 
Figure 4.1: Address layouts 
•!• Functional Address 
The msb of the functional address is used to specify the direction of data 
communication over the interface, according to table below. The remaining bits 
of the functional address represent the function selected. 
Table 4.1: Direction bit values 
Value Communication direction 
0 Write to the STIM 
1 Read from the STTM 
•!• Channel Address 
Each transducer in a STIM shall be assigned a channel number. A TIM may hav 
up to 255 channels. The number of implemented channels can b determined by 
reading the Meta-TEDS. Implemented channels shall be numb r ·d c n ecuti I 
starting from one. Every channel number between one and the highest implemented 
channel number shall address an implemented channel. hannel address zer has 
special meaning and is referred to throu ihout the !>I andard us l IANN ::.L_Z ~ R . 










to all channels collectively. The word global or the prefix meta- is used to modify 
the functional address name. CHANNEL_ ZERO wi11 not include in this project 
because this project only consider two channel, sensor and actuator as mentioned 
early in this chapter. 
•!• Function Selected 
Table 4.2: The commonly used channel functional address 
Address Function 
0 Write channel transducer data 
I Write channel control command 
3 Write triggered channel address 
5 Write channel standard interrupt mask 
128 Read channel transducer data 
130 Read channel standard status 
160 Read Meta TEDS 
161 Read Channel TEDS 
4.2 Interface data transport 
•!• Function 
The data tran 'port shall be supported by 1:1 roup or si •nul lines in the physical 
interface, This service conveys addrcssin ' to the , TIM and th' data associated 










interacts with the trigger function. The data transport function shall be 
inactivated before the trigger is asserted. 
A data transport frame shall begin by the NCAP sending an address to the 
STIM. The complete address specifies whether data shall be written to or read 
from the STIM, and which channel and function are involved. Means shall be 
provided on the physical interface for the NCAP to signal when the data 
transport is active and to delimit data transport frames. It shall also be provided 
for the STIM to acknowledge its readiness for data transport. 
Data transport is also used to read data sheet information such a the 
TEDS and to read status and write control commands to channels. 
•!• Data Format 
Data shall always consist of an integral number of bytes. When data tran port 
involves multiple byte numeric representations, the most significant byte shall b 
sent first. For N-byte integer data representation that are not a multiple f 8 bit 
pad bits shall be added above the most significant bit to bring the total to a 
multiple of eight. For N-byte fractional data representation that arc n t a 
multiple of 8 bits, pad bits shall be added below the least significant bit t rmg 
the total to a multipJe of eight. The physical interface shall tran port each data 










•!• Data Transport Rate 
Data rates shall be controlled by the NCAP. All STIMs shall support the 
common data flow rate. The rate may be changed to a higher rate based on 
information available in the TEDS. Means shall be provided for both the STIM 
and the NCAP to regulate the flow of data bytes within a frame. This is referred 
to as pacing. 
•!• Transducer Data 
Data transport is most frequently used to read data from sensor and to write data 
to actuator and event sequence channels. Writing data to a sensor shall have no 
effect. Reading from a sensor, without triggering shalJ return the same data a 
when last read. Reading data from any sensor after an aborted trigger cycle may 
produce unpredictable results. 
Reading data from an actuator shall return the latest data written to it. Reading 
data from an actuator after initialization, but before writing data to it shall return 
the initial state of the actuator. 
4.2.l Write Control Command 
The control function allows commands to be cnt t the TIM t each hannel 
which affects their state or operation. It shall be accessed by writing to the 










Control commands shall be 1 bytes only. 4.2.2 explained a complete description 
of this bit. 
Table 4.3: Standard control commands 
Value Individual channel definition 
0 No operation 
I Reset channel 
2 Initiate channel self-test 
3 Calibrate channel 
4 Zero channel 
5 Enable event sequence sensor 
6 Disable event sequence sensor 
7 Set event sequence sensor to the configuration mode 
8 Reserved 
9 Enable data sequence or buffered data sequence ensors 
10 Disable data sequence or buffered data sequence sensors 
11-255 Reserved 
4.2.2 Read Status Channel 
The status function allows the N AP to determine the state of th TIM f 
individual channels. Each bit in a specific status register represents the pre enc 
or absence of a particular condition. The presence of a c nditi 11 shall be 
represented by H one in the appropriate it position. Th· standard status register 










status for the channel. The status function is also used in conjunction with 
interrupts to indicate that the STIM is requesting service and for any purpose. 
Table 4.4: Standard status bits 
Bit Individual channel definition 
msb Open to industry 
- Open to industry 
- Open to industry 




- Channel operational bit 
- Channel hardware error bit 
- Channel data /event bit 
- Channel missed data or event bit 
- Channel auxiliary status available bit 
- Reserved 
- Channel has been reset bit 
- Channel trigger acknowledged bit 
lsb Channel service request bit 
4.2.3 Read Data Sheet Information (TEDS) 
The T ~ DS contains fields that fully describe the type, operation and attri utes f 
the transducer. There is a seuln 1 limit in the '1 IJDS for all data tran sf r and 










from the functional address read Meta-TEDS and read Channel TEDS for a 
specified channel. 
Table 4.5: Data transfer timing parameter 
No field Description No of bvtes 
19 STIM Handshake Timing 4 
Maximum time the STIM requires to negate 
acknowledge after the data transport end. 
20 End-Of-Frame Detection Latency 4 
Maximum time the STIM requires to detect the 
end of the a data transport. The STIM should be 
ready to start for the new transaction. 
21 TEDS Hold-Off Time 4 
Maximum time the STIM requires to 
acknowledge the transfer of a single byte. 
22 Operational Hold-Off Time 4 
Maximum time the STIM requires to 
acknowledge the data transfer addressed to 
operational function. 
Table 4.6 Triggering sequences timing parameter 
No field Description No of bytes 
19 STTM Handshake Timing 4 
Maximum time the STIM requires to negate 
acknowledge after the trigger sequence end. 
22 Channel Write Setup Time 4 
Maximum time required by the STIM after a 
write transaction but before a trigger. 
23 Channel Rend Setup Time 4 
Minimum lime rcquir ·cl by STIM after a trl •, ·r 











Signal lines in the physical interface shall support triggering. The triggering 
function provides means for an NCAP to send to a STIM a command for an 
action to take place (the trigger signal), and for the STIM to signal the time when 
the action occurred (trigger acknowledgment). Trigger acknowledges is also a 
response to the NCAP confirming that the action requested by the trigger 
did occur. Each transducer channel type differs from another chiefly in the way 
it responds to triggering. The timing of trigger acknowledges depends on 
the transducer type of the triggered channel. The actions of each transducer 
channel type in response to triggering are described in 4.3. l and 4.3.2. 
The triggered channel address specifies the channel to which the trigger 
applies. If the triggered channel address is within the range of implemented 
channels, then all triggering shall be directed at that channel alone. 
Triggering shalJ only apply to a single channel either sensor r actuator. 
The channel to which the trigger applies is selected by the trigg red channel 
address. The state diagram in Figure 4.1 iJlustrates the behavior of the triggering 
system from the point of view of the STIM. The action initiated by normal 
triggering belongs to a separate, channel-type-dependent, concurr nt 
process. The timing specifications referred to in the transition from invalid t 










4.3.1 Trigger sensor 
The trigger signal shall cause a sensor channel to acquire new data or a new data 
set. For the simplest sensors, an analog-to-digital converter begins a conversion. 
For a sensor channel, the STIM shall send a trigger acknowledgment coincident 
with the sample time. Subsequent to this trigger acknowledge and the additional 
duration specified by the Channel Read Setup Time, the data shall be available to 
the NCAP. Irrespective of the time needed to read the transducer data, the NCAP 
shall wait for at least the duration of the Channel Sampling Period between 
successive triggers. Figure 4.3 illustrate sensor activity concurrent with the 
quiescent and triggered state 
Table 4.7: Sensor states 
State Description 
Acquire The sample is being acquired. The action is complete when the 
sample sample acquisition is complete, irrespective of any further 
digitization. 
Convert The STJM channel is digitizing the sample and m ving it to th 
data transducer data buffer. The STIM leaves this state when all 
conditions for valid data are met. The hannel Read tup 
Time is the time spent in this state. 










I Power On lniti::ili7Mion 
Data transport complete 














1 ir Trigger negated 
Remove 
Acknowledge 
Figure 4.2: General response of STIM to trigger 
4.3.2 Triggering actuators 
The trigger signal shal1 cause an actuator channel to assume a new tate or to tep 
through a set of states. The data set associated with the new state hall have been 
written to the actuator channel previous to the lriggcr. Trigger shall not occur 
until the hanncl Write Setup Time has passed following the time the new data 
is written. Irrc ipective of the time necc sary to write new data to the actuat r. the 










between successive triggers. Figure 4.4 illustrate sensor activity concurrent with 
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Table 4.8: Actuator states 
State Description 
Data The last data written to the actuator channel is being 
Transferred To transferred to the actuator output buffer. 
Actuator 
Invalid Data The STIM is processing newly received data. The STIM leaves 
this state when the Channel Write Setup Time and Channel 
Sampling Period restrictions are met. 
Valid Data Valid data is available to the actuator channel. The channel 
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4.4 Interface signal lines 
Group Line Driven by Function 
Data DOUT STIM -Data transport from STIM to NCAP 
DIN NCAP -Address and data transport from 
NCAP to STIM. 
DCLK NCAP -Positive-going edge latches data on 
both DIN and DOUT. 
NIOE NCAP -Signals that the data transport is 
active and delimits data transport 
framing. 
Triggering NTRIG NCAP -Perforrns triggering function 
Interrupt NINT STIM -Used by the STIM to reque t 
service from the N AP 
Support POWER NCAP -Nominal 5 V power. upply 
COMMON NCAP -Signal common or ground 
NACK STIM -Serves two functions: 
)> Trigger acknowledge 
~ Data tran port 
ackn wledge 
NSDET STIM -Used by the NCAP to detect the 










4.4.1 Bit Transfer 
Data shall be transferred in bit-serial form from the NCAP to the STIM via 
DIN and from the STIM to the NCAP via DOUT. The transfer shall be 
controlled by the DCLK line. 
~ DCLK idles high 
~ On the first falling edge of DCLK, the first bit to be transferred is 
asserted by the sender (the NCAP on DIN and the STIM on 
DOUT). 
~ On the subsequent rising edge of DCLK, the bit is latched by the 
receiver (the STIM on DIN and the NCAP on DOUT). 
~ Subsequent bits are transferred by repetitions of steps one and 
two. 
4.4.2 Timing 
This timing is for the data transport and trigger signal. All NCAPS and all 
STIMS shall support a common data rate of 6000 bits/s. The STIM shall 
support a maximum data rate that is at least this fast; the NCAP shall 
support a data rate at least this slow. When an NCAP frst communicates 
with a STIM it shall use a data rate (fclk) less than or equal to 6000 bits/s. 
After the NCAP reads the Meta-TEDS, it may switch to a data rate less 
than or equal to the maximum data rate specified in the Meta- 










NCAP is allowed to change the data rate. In order to ensure reliable data 
transport at the selected data rate, most data-transport-related timing 











4.5 A Brief History Of VHDL 
VHDL that stands for VHSIC Hardware Description Language was developed in 
the early 1980s as a spin-off of a high-speed integrated circuit research project 
funded by the U.S. Department of Defense. During the VHSIC program, 
researchers were confronted with the daunting task of describing circuits of 
enormous scale (for their time) and of managing very large circuit design 
problems that involved multiple teams of engineers. With only gate-level design 
tools available, it soon became clear that better, more structured design methods 
and tools would need to be developed. 
To meet this challenge, a team of engineers from three companie -- 
IBM, Texas Instruments and Intermetrics -- were contracted by the Department 
of Defense to complete the specification and implementation of a new, language- 
based design description method. The first publicly available version of VHDL 
version 7.2 was made available in 1985. 
IEEE 1076-1987, is the basis for virtually every simulation and synthc is 
product sold today. An enhanced and updated version of the language I 
1076-1993, was released in 1994, and VllDL t oJ vendors have been re ponding 
by adding these new Ian 'lWgc features to their products. I_, 1 • I 076-1987 was 









(typically through the use of syntactically legal, but non-standard enumerated 
types) to allow their customers to accurately simulate complex electronic 
circuits.The IEEE 1076-1987 and IEEE 1164 standards together form the 
complete VHDL standard in widest use today. (IEEE 1076-1993 is slowly 
working its way into the VHDL mainstream, but does not add significant new 
features for synthesis users.) 
4.6 What is VHDL? 
VHDL is a programming language that has been designed and optimized for 
describing the behavior of digital circuits and systems. As such, VHDL combines 
features of the following: 
•!• A Simulation Modeling Language 
•!• A Design Entry Language 
•!• A Test Language 
•!• A Netlist Language 










4. 7 Why choose to use VHDL design? 
VHDL (like a structured software design language) is most beneficial when use 
a structured, top-down approach to design. Real increases in productivity will 
come later, when you have climbed higher on the VHDL learning curve and 
have accumulated a library of reusable VHDL components. 
Productivity increases will also occur when you begin to use VIIDL to 
enhance communication between team members and when you take advantage 
of the more powerful tools for simulation and design verification that are 
available. In addition, VHDL allows you to design at a more abstract 1. vcl. 
Instead of focusing on a gate-level implementation, you can address the 
behavioral function of the design. 
VHDL increases can productivity. By making it easy to build and u e 
libraries of commonly used VHDL modules. VHDL makes design reuse feel 
natural. As you discover the benefits of reusable code, you will oon find 
yourself thinking of ways to write your VIIDL taternent in ways that make 
them general purpose. Writing portable code will become an automatic reflex. 
Another important reason to use VJJ L is the rapid pace of dcvcl pment 
in electronic dcsi >11 automation (l~DJ\) tools and in tar 1cl technologies. . mg u 










into more advanced tools (for example, from a basic low-cost simulator to a 
more advanced one) without having to re-enter your circuit descriptions. Your 
ability to retarget circuits to new types of device targets (for example, ASICs, 
FPGAs, and complex PLDs) will also be improved by using a standard design 
entry method. 
4.8 Basic VHDL Terminology 
~ Entity 
All designs are expressed in terms of entities. An entity is the most basic building 
block in a design. The uppermost level of the design is the top-level entity. Ifthe 
design is hierarchical, then the top-level description will have lower-level 
descriptions contained in it. These lower-level descriptions will be lower-level 
entities contained in the top-leveJ entity description. 
entity fulladder is 
port (X: in bit; 
Y: in bit; 
Cin: in bit; 
Cout: out bit; 












All entities that can be simulated have an architecture description. The 
architecture describes the behavior of the entity. A single entity can have 
multiple architectures. One architecture might be behavioral, while another might 
be a structural description of the design. 
architecture concurrent of fulladder is 
begin 
Sum <= X xor Y xor Cin; 
Cout <= (X and Y) or (X and Cin) or (Y and Cin); 
end concurrent; 
~ Configuration. 
A configuration statement is used to bind a component instance to an entity- 
architecture pair. A configuration can be considered as a parts list for a design. It 
describes which behavior to use for each entity, much like a parts list describe 
which part to use for each part in the design. 
configuration this_build of rcomp is 
for structure 
for COMPl: compare use entity work.compare(comparel); 
for ROTI: rotate use entity work.rotatetrotate l )· 
end for; 
end this build: 
~ Package. 
A package is a collection or commonly used data typ 'S and subprograms used 










designs. If the package contains declarations of subprograms (functions or 
procedures) or defines one or more deferred constants (constants whose value is 
not immediately given), then a package body is required in addition to the 
package declaration. A package body (which is specified using the package 
body keyword combination) must have the same name as its corresponding 
package declaration, but it can be located anywhere in the design, in the same 
or a different source file. 
)> Attribute. 
An attribute is data that is attached to VHDL objects or predefined data about 
VHDL objects. Examples are the current drive capability of a buffer or the 
maximum operating temperature of the device. 
):> Generic. 
A generic is VHDL's term for a parameter that passes information to an ntity. 
For instance, if an entity is a gate level model with a rise and a fall delay, value 
for the rise and fall delays could be passed into the entity with generic . 
):> Process. 
A process is the basic unit of execution in VI IDL. J\IJ operations that are 
performed in a simulution of' u VI II L description urc broken int single r 









architecture behavior of dff is 
begin 
process (Rst, Clk) 
begin 
if Rst = ' 1 ' then 
Q <= "00000000"; 





4.9 Objects, Data Types and Operators 
VHDL includes a number of language elements, collectively caJled objects that 
can be used to represent and store data in the system being descrihed. The three 
basic types of objects that you will use when entering a design description for 
synthesis or creating functional tests (in the form of a test bench) are signaJs 
variables and constants. Each object that you decJare has a specific data typ 
(such as bit or integer) and a unique set of possible values. 
The values that an object can take wiJl depend on the definiti n f the 
type used for that object, For example, on object of type bit 11' s only tw 










values (floating point numbers within a precision and range defined by the 
VHDL standard and by the specific simulator you are using). When an explicit 
value is specified (such as when you are assigning a value to a signal or 
variable, or when you are passing a value as a parameter to a subprogram), that 
value is represented in the form of a literal. 
Data Type Values 
Bit '1 ', 'O' 
Bit vector (array of bits) 
Boolean True, False 
Integer -2, -1, 0, 1, 2, 3, 4 ... 
Real 1.0, -1.0.-< 5 
Time 1 ua, 7 ns, 100 ps 
Character 'a' 'b' '2 '$' etc ' ' ' ' . 
String (Array of characters) 
4.9.1 Using Signals 
Signals are objects that are used to connect concurrent element (such as 
components, processes and concurrent assignments), similar t the way 
that wires are used to connect components on a circuit board or in a 
schematic. Signals can be declared globally in a:n external package r 










4.9.2 Using Variables 
Variables are objects used to store intermediate values between 
sequential VHDL statements. Variables are only allowed in processes, 
procedures and functions, and they are always local to those functions. 
4.9.3 Using Constants and Literals 
Constants are objects that are assigned a value once, when declared and 
do not change their value during simulation. Constants are useful for 
creating more readable design descriptions, and they make it easier to 
change the design at a later time. Explicit data values that are a signed 
to objects or used within expressions are called literals. Literal 
represent specific values, but they do not always have an explicit type. 
4.10 Types and Subtypes 
Four classes of data types: 
);> Scalar types represent a single numeric value or, in the ca e f numerated 
types, an enumeration value. The standard types that faJJ into this cla s are 
integer, real (floating point), physical, and enumerated types. All of the e basic 









» Composite types represent a collection of values. There are two classes of 
composite types: arrays containing elements of the same type, and records 
containing elements of different types. 
» Access types provide references to objects in much the same way that pointer 
types are used to reference data in software programming languages. 











4.11 VHDL Testbench and Verification 
VHDL verification is performed using a set of modules and stimuli called VHDL 
testbench. The purpose of a testbench is to verify the functionality of a developed 
model or package. A testbench should be a distinct design unit separated from 
the model or package to be verified, placed in a design library separate from the 
model itself. The purpose of the verification is to verify that the developed model 
is correct, with few or no errors being found. It should not be a means to locate 
errors in the VHDL code in order to patch them. If the testbench incorporates 
models of components surrounding the model to be tested, they need only t 
incorporate functions and interfaces required to properly operate with the model 
under test; it is not necessary to develop complete VHDL mod Is of them. If 
external stimuli or configuration data is required, it should be implemented by 
reading an ASCII file m order to ensure portability. 
The verification should be performed by someone not involved in the creation of 
that model or package, to avoid that the same misunderstanding in th 










4.12 VHDL Modeling 
VHDL Modeling is performed in various details such as component model, 
board-level model, and system model. Every model is subject to verification. 
The main purpose of a model for component simulation is to be used for 
verification of a component under development, before proceeding with the 
manufacture. This implies that the model shouJd exactly reflect the structure and 
functions of the underlying hardware; accuracy being more important than 
simulation speed. The model shall have correct timing characteristics at lea t 
using estimated values for timing parameters. The main purpose of a model for 
board-Jevel simu]ation is to be used for the verification of a board using th 
component, normally together with several other components. This can be seen 
as the simulation version of bread boarding. This implies that the model must 
have acceptable simulation speed, but only need to mode] the functionality 
possibly affecting the board and other models. The model should be on the 
Register Transfer level or higher. The model need necessarily not reflect the 



















5.0 SYSTEM DESIGN 
5.1 INTRODUCTION 
In this chapter, each module is seen at its block diagram level and at its input and 
output. We will define the function for each sub module in this project scope. 
These functions are also in their own respective sub modules. Before we begin, 
here is a look at our general model of IEEEl451 smart sensor. We will see the 
design from the top down, then work it way up again for RTL level design. After 
that, we will see how it all works by looking at the main state machine block 
diagram with a detailed description for each sub module. 
5.2 IEEE1451 SMART SENSOR 
An overview of a STIM and how it associates through the TU to an N AP i 
specifies. The physical connection between the NCAP and STIM is via the 1 O- 
pin Transducer Independent Interface (TII). Several dedicated lines have been 
added to provide power, ground and special purpose control lines. Each line will 
















DCLK . .... ,, .. NIOE ... 
NTRIG - ... 
STIM PO\iVER NCAP . ... 
C'Ol\lIMON ... ,,,. 
NACK ..... ... 
NSDET .... .... 
NJNT .... .... 
II 
Figure 5.1 General model of IEEE 1451 smart sensor 
5.3 STATE MACHTNE 
Figure 5.2 represent the state machine of STJM, where there are data tran p rt 
state and trigger state in this STIM. From the state machine we can see that data 
transport function and trigger function always interact each other. The trigger 
function is applies to the selected address channel either s msor r actuator. There 










either data transport or the trigger to be active. If trigger active when NCAP 
assert NTRIG signal, then STIM acknowledge the trigger and NCAP will negate 
the trigger. The state machine proceeds directly to the waiting state. When data 
transport active , trigger remains inactive until data transport complete. The state 
involved in data transport same like trigger function. There will be acknowledge 
state and negate state. Main state machine can resolve indeterminate states as it 
happens, for example, if trigger and data transport actions simultaneously 
activated by NCAP asserting both NTRIG and NIOE. Moreover, NJNT signal i 














I ~----------------~ ~----------------~ 
Figure 5.2: State machine of STJM 
5.4 BLOCK DIAGRAM OF MAIN STA1 E MACHINE 
Main state machine manages aJI the primary operation of the STIM coordinating 
both Data Transport and Trigger machines; it controls key signal f TIM 
(NIOE, NTRIG~ NACK) to decide what and whenever an action must be 
performed, activating the corresponding TIM component. Figure 5.3 depicts 










Data Transport is responsible for bit, byte and frame transmission over 
the TII. It decodes functional and channel address obtaining right position and 
exact length of any incoming and or outgoing frames. It signals for special bit 
and frames in DIN signal, like reading data from sensor and writing data to 
actuator. Also write control commands, read status register, read data 
information from TEDS. 
Figure 5.4 illustrate read function perform by data transport, reading data 
from sensor (2 byte), read status register (2 byte) and read TEDS (2 byte). Figure 
5.5 depicts write function perform by data transport, writing data to actuat r (2 
byte) and write control commands (I byte). All the explanation of each function 
has been describe in the previous chapter. 
Smart sensor triggering is operates if a trigger signa] for the channel 
(sensor or actuator) is applied, otherwise they are Quiescent. In other words a 
sensor takes data only when triggered by the N AP and an actuator updat it 
output only when triggered by the NCAP. Figure 5.6 depicts triggering function 
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5.5 FLOW CHART OF MAIN FUNCTION OF STIM 
The program control flow is shown in figure 5.3. This represents the main 
function contained within the STIM code module. When power is supplied to the 
STIM board, the STIM will go through an initialization routine. On the first 
iteration of the main loop there can be no 'reset request', as this request can only 
occur as a result of a 'control' function written to the STIM via the data transport 
protocol. 
The data transport is tested for activity and if there is transport activity 
pending, the 'data transport' processing block is entered. It is in this block that 
read and write :functions are deciphered and the correct response action taken. 
On completion of data transport, or if there is no transport active the 
triggering function is polled for activity. The trigger is the means by which a 
sensor sample is triggered or an actuator data set is written. Jn order that a trigger 
can validly occur, the triggered channel address must first be written during a 
data transport function. 
If the actuator is triggered the actuator data ct should already have been 
written into the channel data buffer, and the trigger simply causes this data t be 
sent to the actuator from that buffer. 'onvcrsely, if the sensor channel ha ecn 










time. The sensor data will only be returned to the NCAP if it is subsequently 
requested during a data transport frame. 
5.6 BLOCK DIAGRAM OF SUB MODULES 







The parameters of data transport are 
Input pin : 1) DCLK (2 byte) 
2) DIN (2 byte) 
3) NIOE (2 byte) 
Output pin : 1) NA CK (2 byte) 










~ Read channel 
l. Data transfer shall be controlled by DCLK. NCAP keep clocking 
DCLK and looks for the data on DOUT. 
2. The NIOE signal is asserted by the NCAP to tell the STIM to get 
ready for data transfer. 
3. The NCAP waits for the STIM to assert the NACK signal. 
4. The STIM asserts the NACK signal and the NCAP sends the function 
address to the STIM. 
5. The NCAP waits for the NACK signal to be asserted. When the STIM 
asserts NACK, the NCAP reads the first byte of the data from the 
STJM. 
6. The NCAP waits for the NACK signal to be negated and then read 
the second byte of data from the STIM. 
7. The NCAP negates NIOE and waits for the STIM to negate NACK. 
~ Write channel 
1. Data transfer shall be controlled by DCLK. NCAP keeps clocking 
DCLK and places the data on DlN. 
2. The NIOE signal is asserted by the N AP to tell the TIM to get 
ready for data transfer. 










4. The STIM asserts the NACK signal and the NCAP sends the function 
address to the STIM. 
5. The NCAP waits for the NACK signal to be asserted. When the STIM 
asserts NACK, the NCAP write the first byte of the data to the STIM. 
6. The NCAP waits for the NACK signal to be negated and then write 
the second byte of data to the STIM. 






The parameters of trigger are 
utput pin 
: NTRTG (2 byte) 












Triggering is normally used before reading a sensor or after writing to an 
actuator. 
I. NCAP waits for the duration of Channel Write Setup Time. 
2. NCAP asserts NTRIG. 
3. STIM asserts NACK. 
4. NCAP negates NTRIG. 
5. STIM negates NACK. 



















CHAPTER 6: TOOf..S AND DESIGN IMPLEMENTATION 
6.1 HOW TO APPLY Peak FPGA Designer Suite 
The steps using Peak FPGA Designer Suite 
Step 1: Create the project file 
Step 2: Create a new VHDL module 
Step 3: Add functionality to the new module 
Step 4: Compile the VHDL module 
Step 5: Create a test bench 
Step 6: Simulate the design 
Step 7: Synthesize the design 
Step 1: Create the project file 
To create a new project file we select New Project from the File menu (or select the 
New Project icon, which appears on the far left of the toolbar). An empty, untitled 
Hierarchy Browser window appears as shown be]ow. To give our new project a name 
and determine where its associated files are to be stored, we then save the project file 











Figure 6.1: Create the project file 
There are two ways to add VHDL files to a project: import them from outside th 
project, or create them in Peak FPGA. To import a file you simply u e the Add Module 
button or right click in Hierarchy Browser window then select Add Module. 
Step 2: Create a new VHDL module 
To create a new VHDL module within Peak FP A, we will select th 
Module toolbar button as shown below. When this button is selected, the New Module 
dialog appears. This dialog has three large buttons labeled as foll w : 
Module Wlzl1rd. This button is used t< invok • th • N ·w M 1dul • Wizard t ·r sate 
a template synth ·si:1.t1bl module. This Wizard is int ind •<.J lo h ilp you ·r ·utc a 










logic (in our case, in an FPGA device). When we select the Module Wizard 
button, a New Entity dialog appears. Then you have to generate all the needed 
declarations. 
Test Bench Wizard. This button is used to invoke the New Module Wizard to 
create a template test bench. As we will see, you can use this Wizard after u ing 
the Test Bench Wizard to quickly and easily create a nearly complete test bench 
for your synthesizable module. 
Create Blank Module. This button is used to create a new empty YHDL source 
file and add the module to the project. This is u cful if you want to create a new 
VHDL file without the Wizard (for example, of you are creating a module that 
contains only a package and no other functionality or if do n t want t use the 
template created by the Module Wizard) . 
.J_gj~ 
Al \ti ;:J. ~ 
P Add new module to Pfoiect ~ 
Modulo W1zord 
New Module ~ • 
____ re_•t_Be~u _.J 
Cre to BIMk Modul J C<'lncel j 










f E ntlty name 




f7 (,tf·J ir r iii· ')rill 1 1. DI n 1 tdul · tn11pl t 





lin I Type ::J j std_logic ::JI __ ___, 
Please enlef the mime. direction. and Uipe fa each port ol yoos cwcu~. You wil be able to 
modify these declarations at acy time. Alter entering the port information, click Create to 
genefate the synthesizabl" module or test bench t"mplete. Create J 
eance1 1 
Figure 6.3: The declaration of entity and port name 
In the preceding screen image, notice that the module name appears in the r Ii rar h 
Browser, but there is no plus sign next to the name, indicating no hierarchy informati n. 
Then click on the Rebuild Hierarchy button to control when hierarchy informati n 1 
updated in the Browser window. 
Step 3: Add functionality to the new module 
The VHDL source file created by the New Module Wizard is n tu ornplctc VI ID file. 









Done reading project fUe r 
Figure 6.4: To rebuild hierarchy 
Step 4: Compile the VHDL module 
Once we have entered the VHDL code and modified the template to our liking, we can 
check our work by invoking the simulation compiler. To invoke the compiler make ur 
the appropriate module (at this point there is only one) is selected in the Hierarchy 
Browser and select the Compile button from the toolbar. 
Notice that the compiler has reported an error, then click Jump to line button to ol e th 
problem. If it will compile without error as shown in the ti 11 wing tran cript 










Help Register 1 
I ffii I " I <V- 
[Done reading project file 
Figure 6.5: Compile the for each module 
; Transcript :' ·· 
,Compile j 1ink I ,S.imulate I S,l!nthesize I Sysjem I 
Compilation is complete, all selected object files are up to date. 
Tip: chck oti a hne w1th'a m1mbered error menage a11d chckJump to Line or Error Summary. 
~~-::,~-"~~-}• '•<' ,; *'·"" • ' • I • •• ..., 
Jll(Tlp to Line j !;lose 










Step 5: Create a test bench 
Simulation in VHDL, requires that you not only describe the design (or component of a 
design) itself, but that you also provide a test bench. A test bench is a VHDL source file 
that describes stimulus to be applied to the design. As in the earlier step, the New 
Module dialog appears with the three Wizard buttons. This time, select the Test Benell 
Wizard button. 
I \+I \ti New Module J 
P' Add new module to project 
Module Wizard 
Test Bench W1zaid 
Creele Blenk Module Cancel 










New f:nttl.y Yliuird ,:;r 
Clk: in std_logic; 
Reset in •td_logic; 
my_inputl: in •td_logic_ vector (7 downto 0); 
[ ,~:;J>--t-"--- 
r Atchotl!ctU<e name jBehavior 
P' Ute IEEE 1164 •tenderd logic 
~: r l1r/r(fil tltrlh I IA rnodul I mr,il1! 
f7 fwn r itf t1 t I ru h I mrJI 1!r 





-- Unable to perse the pot list. Please remove this comment te•t end enter you1 port ht here. Tip: W you h• • 
-- copied )IOUf port fist to the Windows clipbomd from en editing window. you cen peste the po1t list into thi 
-- window by pre .. ing CTRL-V. When entering or pe•ting your port list. meke •ure the po1ts ere separated 
-·semicolon•. end do not piece e semicolon after lhe final porl in the lisl. Here is e sample pail Nst: 
Please enter the name. direction. end \ype for each po<t of your circuit. You wiQ be able to 
modify these declare!ions Ill af'1Y time. After entering the poit inlo1metlon, click Create to 
genere!e the synthesizeble module or test bench template. 
_c,~ 
_ Cancel j 
Figure 6.8: Declaration of entity and port name for testbench m dule 
Step 6: Simulate the design 
Now that we have the test bench we are ready to simulate the design. ir t we c mpilc 
the test bench by highlighting the TEST_TESTBEN_DT.VHD module and clicking lh 
Compile button. If we are lucky enough to have no VHDL coding errors our tran cript 
looks like this: Next we link the project by again highlighting the te t b nch m du! 
(TEST_ TESTB.EN_DT. VHD) and clicking the Link button. After clicking the lose 
button to dismiss the Options dial g, we can select the Load selected simulation butt n 
(first making sure that the test bench is the highlighted module) to start the .irnulat r: 
We wiJI simply use the Add Primaries button to make aJJ top-level signals in the de ign 
available for display. When the i inals arc selected and ord r d to ur liking, we can 











!AddPiilw~•I Objoot1loclspk1Y ilM.<>1 
~ RESET_ch1 INCOME.cll1 
~>>.J NIOE.ch1 TRIG.oh1 
Romov<o< I 0.K,,.eM NACK...chl 
RomowAll«j DDUT.eh1 ME~oh1 
WEN .ohl 




Lead Qbjoc11 J 
~JI 
.!.l ~ • .!.l 
Click the Go button to run the simulation. Notice that the simulation re ults how u that 
T,p Selecl lhe cbiech ("!IM' and var~~••) 10 diipi•y U:t lho Add P11non.1 bulloi> le •dd ol lop·level ''Onol: Noll 
VatiliblfJt 1:11e cuily evai.~t;e fa di~play ii !hl!IY aitt d,.da1od ll'l !Jie-lC'd prol ea: rt 
the shifter appears to be working properly, wrapping the lcft-m st or right-mo t bit 
Ready 
(depending on direction) to the opposite side of the collection ofbits while shifting th rn 
accordingly: 
Figure 6.9: Selection of objects for VHDL simulation 










6.2 USER MANUAL 
6.2.1 Top level of data transport 
DATA_TRANSPORT 
en wf dts Receiver wf buffer dts 
(1) (6) 
reset_ dts _or_ n ioe _ dts (2) (8) 
(1) (3) (7) utf h1 1ffor ro<>~" dts ' 
(4) 
\Alf ht tff P.r ri:>c:Pt rite: - (5) (8) 
(2) (9) 
en_rf_dts Transmitter 











en-calculates_address (1) (4) 
aim_calculates address dts 
(6) 
function add_dts (2) (5) calculates addresses dts - - 
channel_add_dts c lcul to _byt _dts 
(7) (3) ( ) 










Black box of module 
~ DATA TRANSPORT MODULE 
BUFFER_DT <7:0> (1) (8) ADDR_PORT _DT <8:0> 
DIN_DT 
(2) (9) PORT _OT <7:0> 
DCLK DT (3) (10) STATE OT 
INV_DT (4) 
NIOE_DT (5) (11) NACK_DT 




Data transport module has 12 declaration of entity as described in the pin 
description at Table 6.1. There are seven input port, three output port and only 
one buffer port. There are 23 signal has been declared, 12 signal f r common 
function, four signal for write frame transfer protocol, five signal for writ 










Black box of sub module 
-<} Receiver sub module 
DT_O 
EN_REC (1) (6) DT _OUT _REC<7:0> 
RESET_REC 
(2) (7) DT_OUT_READY_REC 
DIN_REC (3) 
DCLK_REC (4) (8) $H_REGISTER REC<6:0 
UT RESET REC (5) 
> 
Receiver sub module has eight declaration of entity. There are five input port 
and three buffer port. 
-<} Transmitter sub module 
RE 
EN_TRAN (1) (7) DOUT_TRAN 
RESET_TRAN 
(2) (8) SHIFT _REG_ TRAN<?:O 
DCLK_TRAN (3) 
DATA TRAN<7:0> (4) (9) AIM_NBIT _TRAN 
LOAD DT TRAN (5) 












Transmitter sub module has nine declaration of entity. There are six input port 
and one for out, inout and buffer port. 
-{>- Map memory sub module 
c 
EN_MAP _MEMORY (1) (4) functional_addresses_01 
CTIONAL_ADDR<7:0> (2) (5) CALCULATE_ADDR 
(3) (6) 





Map memory sub module has seven declaration of entity. There are three input 










6.2.2 Top level of trigger 
~ TRIGGER MODULE 
CH 
STIM_ON_T (1) (10) STATE_CH1_T 
NTRIG_T 
(2) (11) STATE_CH2_T 
RESET T (3) (12) NACK T 
ANNEL_STATE_T (4) (13) STATE_T 
CLK_T (5) (14) MEM_CH1_T 






DRIVE_BIN_ CH2_ T 
(8) 










Black box of sub modules 
1>- Trigger sensor sub module 
STIM_ON (1) (7) 
STATE_CH1<2:0> 
NIOE_CH1 (2) (8) 
NACK_CH1 
RESET_CH1 (3) (9) WENB_CH1 
TRIG_CH1 (4) (10) MEM_CH1 





1>- Trigger actuator sub module 
D 
STIM_ON_ch2 (1) (6) 
STATE_ch2 
NIOE_ch2 (2) (7) 
MEM_ch2 
TRIG_ch2 (3) (8) DRIVE_BIN_ch2 











6.2.3 Port and Signal Description 
-¢>- PORT DESCRIPTION (DATA TRANSPORT) 
f d rt Table 6.1: Port description o ata transpo 
PORT TYPE DESCRIPTION 
STIM DT IN Data transport power is on 
NIOE DT IN Enable data transport 
CLK DT IN Clock that control internal op ration of data 
transport 
RESET_DT IN Reset data tran port 
DIN DT IN Port for data income 
INV_DT IN Invalid data ha ccn r cci 'd 
BUFFER DT IN Buffer of data tran port 
STATE DT OUT State of data tran port 
PORT_DT BUFFER Value of port for addre s 
ADDR_PORT_DT BUFFER Address port of data transport 
~ 
WENA DT BUFFER Write nable of data transport 
~ 










~ PORT DESCRIPTION (RECEIVER) 
PORT TYPE DESCRIPTION 
EN_REC IN Enable the receiver to be active 
RESET REC IN Reset the receiver 
DCLK_REC IN Clock that control the internal operation of 
data receive 
DIN_REC IN Income data to enters in a circuit of ingle 
channel 
DT OUT RESET REC IN Reset of data receive by the regi ter - - - 
SH_ REGISTER_ REC BUFFER Shift register addr to load the data 
DT OUT REC BUFF R Support regi ter wh ere to uni ad th' data - -· 
received 
DT OUT READY REC BUFFER It marks th r cer er f r ad d 11.a m th' - - - 
support registry 
Table 6 2: Port description of receiver 
~ SIGNAL DESCRIPTION (RECEIVER) 
T bl 6 3 s· Id . ti f - a e· 1gna escnp ion o receiver 
SIGNAL DESCRIPTION 
~ 
din rec s To filtered the incom data fr m single - - 
channel - 
dclk rec s lock of receiver - - 
'- 











-¢> PORT DESCRIPTION (TRANSMITTER) 
Table 6.4: Port escription o transmi er 
PORT TYPE DESCRIPTION 
EN_TRAN IN Enable the transmitter to be active for 
transmission of data 
RESET_TRAN IN Reset of the transmission 
DCLK_TRAN IN Clock that control the internal operation of 
transmitter 
DATA TRAN IN Loading data in the shift register 
LOAD_DATA_TRAN IN It marks them of data loading in the hift regi t r 
- 
RESET_ NBIT _TRAN IN Reset the transmis ion of n bit 
SHIFT REG TRAN lNOUT Shift register for transmis ion f data - - 
AIM NBIT TRAN BUFFER Aim for tran mission of n bit - - 
- 
DOUT_TRAN BUFFER MSB data after have b en hi ftcd 
d f 
-¢> SIGNAL DESCRIPTION (TRANSMITTER) 
Table 6.5: Signal description of transmitter 
DESCRIPTION SIGNAL 
cnt tran s - - ounter of n bit or the amount of 










~ PORT DESCRIPTION (MAP _MEMORY) 
T bl 6 6 P d f a e ort escnption o map memory 
PORT TYPE DESCRIPTION 
EN MAP MEMORY ADDR IN Enable the map memory address to be - - - 
active 
FUNCTIONAL ADDR IN One byte of functional address 
CHANNEL ADDR TN One byte of channel addr ss 
CNT BYTE ADDR BUFFER Counter of byte in the address - - 
functional addresses 012 s BUFFER The last three bit in the functional - - - 
add re 
FUNCT_CH_ VALID_ADDR BUFFER Ch ck wheth r the addre a lid r n t 
CALCULATE ADDR BUFF R alculation f addr 
4- SIGNAL OESCRJPTlON (MAP _MEMORY) 
T bl 6 7 P d f a- e - . : -ort escnption o map memory 
SIGNAL DESCRIPTION 
error addr s Check whether the addres rror - - 
has a11y error or not 
base addr s The address in map m mory that - - 










1- PORT DESCRIPTION (TRIGGER_SENSOR) 
d f . Table 6.8: Port escnption o tngger sensor 
PORT TYPE DESCRIPTION 
STIM on IN The STIM power is on 
NIOE chl IN Enable channel sensor to be active 
RESET chl IN Reset the channel sensor 
TRIG chl IN Triggering to be perform to channel sensor 
INCOME chl IN The first bit to be sent 
CLK chi IN Clock of trigger en or t control the internal 
operation 
STATE chl BUFFER The value of state in triggering pr c 
NACK chl OUT Ackn wledgerncnt or tri 1g .rin 1 hann I 
sen or 
RENB chl BUFFER Enable read pr e to hann I n r 
MEM chl BUFFER It mark that m mor has b 11 u ' 
DOUT chi BUFFER Data that has be n read fr m nor 
AIM chl BUFF R Aim for triggering f channel n r t tak 
plac 
SIGNAL DESCRIPTION 
Table 6.9: Si 
SIGNAL OE RJPTION 
presents late_ ch I Present 'late of channel ens r 










~ PORT DESCRIPTION (TRIGGER_ACT) 
T bl 6 10 P d f . tu t a e Ort escnpnon o trigger ac a or 
PORT TYPE DESCRIPTION 
STIM ON ch2 IN The STIM power is on 
NIOE ch2 IN Enable channel actuator to be active 
TRIG ch2 IN Triggering to be perform to channel actuator 
DATA IN ch2 IN Port for incoming data - - 
CLK ch2 IN Clock of trigger actuator to control the internal 
operation 
STATE ch2 BUFFER The value of state in triggering pr c 
MEM ch2 BUFFER It marks that memory ha been u 
DRIVE BIN ch2 BUFFER To drive the binar t a tuat r - - 
AIM TRIG ch2 BUFFER Aim for trigg ring f charm I a tuator t take - - 
plac 
SIGNAL DESCRIPTION 
Table 6.11: Si 
SIGNAL DE CRJPT10N 
presentstate _ch 1 Present tate of channel s nsor 

















CHAPTER 7: SYSTEM IMPLEMENTATION AND TESTING 
7.1 INTRODUCTION 
Before the implementation of the coding, a diagram of finite state machine and 
the flow chart is drawn as a guide. This is to make sure, really understanding on 
how data transport and trigger module function in the STIM. It is asier done the 
coding of component first, in the STIM. After the component successfully 
implement, and then proceed with the coding of top level module linking the 
portmap of component. VHDL codes must ea y to under tand to make sure 
testbench can be created easily. 
7.2 CODING APPROACH 
Most of the sub modules and module have th same coding t l . Thi i to a id 
any misunderstanding of the port name and signal narn . For th port nam th 
next letter after input and output name is under core follow d b th nam ~ f 
entity. Most of the port name is described in a capitals lett r. While th ignal i 
in lower case followed by underscore s as a signal. Anoth r thing is the coding 
provide a comment at the end of the statement. B sid this is to a oid forgotten 
whenever there is a changes for each statement. This is because this software 










7.3 CODING IMPLEMENTATION 
For this project, three component of data transport, which are receiver, 
transmitter and map memory has been done first, then proceed with trigger 
component, there are trigger sensor and trigger actuator. Then it keeps on by 
implement trigger top level coding. 
7.4 CODING EXPLANATION 
7.4.I Receiver 
Receiver is one of the components in the top-level data tran port. The entity 
name mentioned that, this sub module would receive a data. Th neric on tant 
n as an integer is the constant value to specify how many bit in a h data ill be 
receives by STIM. 8 bits of data will be r ceived. All the d ription for •1:1 ·h 
port and signal has been discuss in the port des ription and ignal de ripti n 
under user manual part. For each component in the top-le l data tran port, th 
provide package declaration wh re each component include th t f 
declaration needed to model a data transport d sign. Th imp rtant thing is that 
they can be collected or linked together into a separate d sign and therefore data 
transport can be worked on independently. The identifier provides a name for the 
package, so that we can use elsewhere in data transport model to refer the 
package. The behavior or receiver is implemented by the process reception. 










if (RESET REC='l') then 
SH REGISTER REC<= (others=> '0'); - - 
OT OUT REC<= (others=> '0'); - - 
cnt recs<= 0; - - 
DT OUT READY REC<= '0'; - - - 
To express the behavior, whenever clk_rec_s is at rising edge then it need to 
evaluate a number of different conditions and complete a different sequence of 
statement for each case. If EN_REC equal to 'O', then it will go to for loop 
statement. 
e1sif (rising_edge(dclk_rec)) then 
if (EN_REC='O') then 
for i in n-2 downlo 1 loop 
SH_REGISTER_REC(i) < SH_REGISTER_REC(i l); 
end loop; 
7 6 5 4 3 2 1 0 
[ 
The sequence of statement in for loop body indicate the receiving bit from 6 










statement cnt_rec _ s will be evaluated. If the counter signals less then 7 then it 
will incremented I by 1 until cnt_rec _ s larger than 7, then another for loop will 
carry out. The SH_REGISTER_REC will become DT_OUT_REC at the end of 
loop statement and cnt_rec_s will stop increment. The signal becomes 'O again 
waiting other data to receive. The shifted shows on how the bit will be receive bit 
by bit. 
if (cnt rec s<n-1) then 
cnt recs<= cnt rec s+l; - - 
else 
for i in n-2 downto 0 loop 
DT_OUT_REC(i+l) < SH_REGISTER_REC(i); 
end loop; 
7,4.2 Tnrnsmitter 
Transmitter is another component in the top-level data tran p rt. Th b 'ha i r 
of the transmitter is implemented by the process transmission· where ach data or 
bits of data will be transmitting in the STIM. Likewi , generic on tant is i iht 
' 
where the amount of bits transmits is eight bits. The proc b gin \: h n 
RES .. T _TRAN condition will be t ted. If RESET_ TRAN is '1' then 
SIHFT_REG_TRAN, cnt_trans_s and AIM_NBIT_TRAN will be initialized as 
'0'. When LOAD _DATA _TRAN condition is 'I' then it marks income data to 










if (RESET TRAN =' l') then - 
SHIFT REG TRAN <= (others => I 0 I ) ; - - 
cnt tran s <= 0; - - 
AIM NBIT TRAN <= I 0 I ; - - 
elsif (LOAD_DATA_TRAN='l') then 
SHIFT REG TRAN<= DATA TRAN; - - 
Whenever there is a falling edge of DCLK_TRAN, then EN_TRAN condition 
will be evaluated. If EN TRAN is set to 'O', then it will go to next statement. 
This for loop statement includes a specification of seven time the body of the 
loop to be executed. The sequence of statement in for loop body h w on how 
transmission of bit. The MSB will be transmit first becau e M B will specify the 
direction of data communication whether write to TIM or r iad from TIM. 
DOUT TRAN is the MSB that will be tran f r first. Th n the data v ill hift t 
the left until the end of loop. 
elsif (falling_edge(DCLK_TRAN)) then 
if (EN_TRAN='O') then 
for i in n-1 downto 1 loop 
DOUT TRAN<- SHIFT_REG_TRAN(n-1); 
SHIFT REG TRAN(i) <= SHIFT_REG_TRAN(i-1); 
SHIFT_REG_TRAN(O) <= '0'; 
end loop; 
cnt trans< cnt tran s+l; - - 
Within the sequence in for loop, the counter will be incremented whenever one 










that has been declare cnt_tran_s. if cnt_tran_s value is seven, then it is the end of bit 
transmission and the signal will be set as 'O' again. 
Example of shifted data 
SHIFT_ REG_ TRAN 
7 6 5 4 3 2 1 0 
[ 0 0 0 0 0 
[ 0 1 0 1 0 0 0 
[ 1 0 0 0 0 0 
[ 0 1 0 0 0 0 0 
[ 1 0 0 0 0 0 0 
[ 0 0 0 0 0 0 0 










7.4.3 Map Memory 
The behavioral architecture for map memory contains calculate_ address process. 
This each channel depends on functional address and channel address. The 
functional address and channel address will be test to make sure it operates in 
certain condition. 
The first condition is calculated and if EN_MAP _MEM_ADDR i O the 
statement after the first then is performed. Thus, the FUNCTIONAL_ADDR port 
will be inserted to :functional_addresses_Ol2_s signal. Furthermore, it will 
evaluated the nested if statement. Second if statement will be test d if 
FUNCTIONAL_ADDR is "0000000" then base_addrs_s valu is 1111100 IO'. 
After that, it will evaluate HANN L J\ R ca c tat m mt. 1r 
CHANNEL ADDR equal to "00000001' it may be r ad from in r 'hunn 'I • 
while it may be write to actuator charm I if HANN L_AD R 'qua! to 
"00000010". If the condition is true, then all three statement ar a mplish ed. 
if (functional_addresses_012_s="000") then 
base addr s <= "111110010"; - - 
casP. CHANNEL ADDR is 
when "00000001" -> 
CNT_BYTE_ADDR <= l; 
error_addr_s <= '0'; 
wh II "00000010" > 
CNT_BYTE_ADDR /= l; 
ro addr s / '0'; 
wh n th r ; » 









If condition of functional_addresses_Ol2_s in the second if statement is false 
then functional_addresses_Ol2_s case statement will be check. If the value 
selection expression matches to any of value in the range, the statement will be 
carrying out. Functional_addresses_Ol2_s will select the function to be 
performing to each channel, whether it performs write process or perform read 
process. Below is a part of functional_addresses_012_s to be evaluated. 
case CHANNEL ADDR is 
when "00000001" => 
base addr s <= "000100000"; --32 chl 
when "00000010" => 
base addr s <= "001000000"; --64 ch2 
wh n oth rs => 
error addr s' '1'; 
end case; 
case functional addresses 012 s is - 
when "001" => 
CNT BYTE ADDR <= 2; 
error addr s <= '0; 
when "010" ·> 
CNT BYTE ADDR <= 2; 
error addr s <-= '0' ; 
WhPn "011" > 
CNT BYTE ADDR <= 1; 
error addr s <== '0'; - - 
wl1 n "100" » 
CNT BYTE ADDR < 2; - - 
wil 'll ot t1 ts .. .., 











The final evaluation is to test whether FUNCTIONAL ADDR value is 
"1010000", if the condition evaluates to true, the TEDS statement is 
implemented. It performs selected condition in the case statement. 
elsif (FUNCTIONAL_ADDR:;:::"l0100000") then 
base addr s <:;::: "010000000"; 
- - 
case CHANNEL ADDR is 
when "00000001" => 
CNT BYTE ADDR <= 96; 
error addr s <= '0'; 
when "00000010" -> 
CNT BYTE ADDR <- 96; 
error addr s <= '0'; - - 
when others=> 
error addr s <= 'l'; 
end case; 
The end of the process, if EN MAP M--M ADDR - - ' l ' th '11 
FUNC _CH_ VALID _ADDR set as O' this indicate that th addrc i un alid 
and no need to calculate the address. 
elsif (EN_MAP_MEMORY_ADDR 'l') then 
FUNCT CH VALID ADDR <= '0'; 











7.4.3.1 Map memory 
0 -------------------------------------------------------------- 
CH 0 (32 byte) 
-------------------------------------------------------------- 
32 -------------------------------------------------------------- 
CH 1 (32 byte) 
-------------------------------------------------------------- 
64 -------------------------------------------------------------- 
CH 2 (32 byte) 
-------------------------------------------------------------- 
96 -------------------------------------------------------------- 
CH 3 (32 byte) 
-------------------------------------------------------------- 
128 -------------------------------------------------------------- 
META TEDS (82 byte) 
-------------------------------------------------------------- 
210 -------------------------------------------------------------- 
CHANNEL TEDS Cll 1 (96 byt) 
-------------------------------------------------------------- 
306 -------------------------------------------------------------- 
CHANNEL TEDS CH 2 (96 byte) 
-------------------------------------------------------------- 
402 -------------------------------------------------------------- 











7.4.3.2 Map memory for channel 1 and channel 2 
-- 0 -------------------------------------------------------------- 
write channel control command (2 byte) 
-------------------------------------------------------------- 
-- 2 -------------------------------------------------------------- 
read channel standard status (2 byte) 
-- 4 -------------------------------------------------------------- 
1############################################################1 
-------------------------------------------------------------- 
-- 5 -------------------------------------------------------------- 
read channel auxiliary status (2 byte) 
-------------------------------------------------------------- 
-- 7 -------------------------------------------------------------- 
write/read channel standard interrupt mask (2 byte) 
-------------------------------------------------------------- 
-- 9 -------------------------------------------------------------- 












7.4.4 Triggering sensor 
The coding represents one of the components in top-le el trigger. This triggering 
function provides means for all N AP to send STIM a command for an action to 
take place. Trigger shall be applying to a sensor. Trigger sensor behavior will be 
described in a finite state machine. The coding shows on how triggering sensor 
change from one state to an ther state. There are six state has been described in 










A behavioral architecture body for trigger_ sensor is shown. The process 
trigger_sensor implement the behavior. When STIM power is on then it will 
perform for loop statement where DOUT_chl will became "00000000" the end 
of loop statement. It is because assumption the data that will be read form sensor 
is "00000000' .Then it will go through presentstate_chl case statement for 
selective next state of trigger sensor. All the output port will be initialized. 
if ( STIM_on-'0' or RESET_chl-'1') then 
NACK chl <= 'l'; 
DOUT_chl(O) < INCOME chl; 
MEM chl <= '0'; 
RENB chl <= '0'; 
AIM chl <;:.. '1'; 
nextstate chl < quiescent_chl; 
else 
for i in 7 downto 1 loop 
DOUT_chl(i) <= '0'; 
end loop; 
case presentstate_chl is 
The first state is quiescent_ ch 1 state. The trigger sensor doe nothing v hile 
waiting for trigger on action take place to sensor. All ports will be initaliazed. 
The state of quiescent_ ch 1 tate is 000" because ST A TE_ ch 1 port using 
std_logic_vector to identified each tate in trigger_sensor process. If NIOE chl 
is '1' then the next state will be triggering_chl. 
wh< n qu'csc n chJ • 










DOUT chl(O) <=INCOME chl; 
MEM chl <= '0'; 
RENB chl <= '0'; 
AIM chl <= 'l'; 
STATE chl <= "000"; --0 
if (NIOE_chl='l') then 
nextstate chl <=quiescent chl; 
elsif (NIOE_chl='O') then 
nextstate chl <- triggering_chl; 
end if; 
During triggering state. each port will be initialized based on the value that hav 
been set up in the process and it depends on their function. r AlM_ch l is 
active in the present state. This buffer port, aims to perform triggering fun ti n. 
If NIOE_chl is 'O', trigg ring_ch l state changes stat to demandu m m h l 
state. Triggering state is "00 l ". 
when triggering_chl => 
DOUT_chl(O) <-INCOME chl; 
NACK chl <= '0'; 
MEM chl <:::: ' 0 ' ; 
RENB chl < '0'; 
AIM chl <= '0'; 
STATE chl < "001"; 
if (NIOE chl '1') hen 
nextstate chl < quiescent chl; 
elsP- 
nextsta e chl< demanduse mem chl; 










The port MEM chl will be set as '1' in demanduse mem chl state. If else - - - 
statement will check the condition of TRIG_chl. IfTRIG_chl equal to 'O', then 
the next state is write_mem_chl. While, if TRIG_chl is' 1 ',it indicates that the 
next state still demanduse mem ch 1 state. - - 
when demanduse mem chl=> 
NACK chl <= '0'; 
DOUT_chl(O) <=INCOME chl; 
MEM chl <= 'l'; 
RENB chl <= '0'; 
AIM chl < '0'; 
STATE chl <= "010"; 
if (NIOE_chl='l') then 
nextstate chl < quiescent_chl; 
elsif (TRIG_chl='l') then 
nextstate chl<= demanduse mem chl; 
elsif (TRIG_chl-'0') LhPn 
nextstate chl<= read mem chl; 
end if; 
read_mem_chl state is the read from memory process· therefor M M_ hl and 
RENB_chl will be set as '1 '. STATE_chl is 011 '.The proc ding tat \J ·11 be 
the set_aim_chl. 
when read mem chl > 
NACK chl <= '0'; 
DOUT_chl(O) < INCOME chl; 
MEM chl < '1'; 
RENB chl <= 'l'; 
AIM chl <= '0'; 
STATE ch < "011"; -3 
N x - · ch1 so a m chl 









In set_aim_chl, port MEM_chl still set as '1' because this process still using a 
memory and AIM_chl will be set as' 1 '.The next state is inactivate_chl. 
when set aim chl => 
NACK chl <= '0'; 
DOUT_chl(O) <=INCOME chl; 
MEM chl <= 'l'; 
RENB chl <= '0'; 
AIM chl <= 'l'; 
STATE chl <= "100"; --4 
nextstate chl <=inactivate chl; 
While in the final state. triggersensor action became inactivate. All trigg ring 
action is disable. IfNIOE_chl is 'O', trigger_sensor still in the inactivate_ h l 
state. From all the process that has been go through if NI 
'1 ',the next state will be quiescent_chl state. 
ch I c nditi n i 
Another process is trigger_sensor_clk process. Whenever thcr ar ri ing edge in 
the clock cycle then nextstate_chl will became presentstate_ch 1. Thi i to sh v 
how one state change to another state depends on the clock cycle. 
trigger sensor_clk: process(CLK_chl) 
begin 
if (rising_edge(CLK_chl)) then 
presentstate_chl < nextstate chl; 
end i[; 





























7.4.5 Triggering actuator 
Triggering actuator is another component of triggering top level. The trigger 
signal shall cause a data written to the actuator channel. Trigger sensor behavior 
will be described in a finite state machine. The coding shows on how triggering 
sensor change from one state to another state. There are five state has been 
described in the coding. Figure 7.2 shows the whole state involves in triggering 
actuator. Most of the state, same like in the triggering sensor, the different is that 
triggering sensor is to read data from sensor, while triggering actuator is to write 
data to the actuator. Actuator demand use the memory fir t before triggering 
action 
Not all of the state has been discussed here, only tat tw will di cu 111 
detailed, because most of the coding quite simple and similar t 
second state triggering process will be applied, data will b writing t th 
actuator. 
when triggering_ch2 => 
DRIVE BIN ch2 < DATA_IN_ch2(0); 
STATE_ch2 <= 2; 












Demand to use 
TRIG CH2=1 
Triggering of ch2 
TRIG CH2=0 











Testing state is very important state in developing this project. In this stage 
hopefully every error can be detected and correction can be done especially in 
the coding. This is mainly to recognize or avoid error. The error not only 
encountered during compiling but also during simulation when the waveform are 
not as expected. The figures show the simulation for all components and the 
expected output for each clock cycle of components. 
7.6 SIMULATION RESULT 
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CHAPTER 8 : DISCUSSION 
8.1 INTRODUCTION 
This chapter discuss mostly on system evaluation is a process happened 
continuously from the beginning until the end of the project implementation. 
Within the duration, generally many technical and non technical problems 
encountered during the development coding. Although, most of the problems 
were detected and resolved, but some of the error are not. Thi chapter 
concentrate more on the problem encountered writing the code and during the 
simulation. Beside that, system strength and system weakne have been di cu 
in detailed. So, every weaknesses of the simulation can be impr d in th futur 
enhancement the end of this chapter. 
8.2 SYSTEM STRENGTH 
VHDL is designed to fill a number of needs in the de ign proce . It all h w 
it is decomposed into subsystem and how the subsystems ar int re nn ted. 
Second, it allows the specification of function of sy t m using familiar 
programming language forms, and then it allows th design of a system to be 
simulated before being manufactured. The data transport and trigger designed 
does not actually have certain advantages it does a basic function. The 
simulation results of triggering sensor transmitter, receiver and map memory 










8.3 SYSTEM WEAKNESSES 
Even though, during the design of the STIM, it is made of two modules data 
transport and triggering of sensor, onJy triggering of sensor successfully 
implemented. The data transport contains three sub modules and this entire sub 
modules could generates the waveforms, but not all perform as expected output. 
Thus, the portmap coding of data transport design could not be implemented, due 
to the lack of time. 
8.4 FUTURE ENHANCEMENT 
Here are some of the suggestion and possible future enhan ernent that c uld "' 
considered on improving the STIM design. Because the coding nly 
behavior of sub modules of data transport and trigger futur ould imp! m int th' 
top level of data transport and trigger function, then imulation f ea h. Then the 
expected output of finite state machine of data transport can be shown. 
Due to the complexity of STIM design the coding only how a fl v 
modules the data transport and trigger module. In the real STIM design there is 
another module such as controller and interrupt module that should be 
implementing. For each module, there still having other sub modules to be 
implement. If the entire module successfully develops then real TIM have been 










Beside that, after using PeakFPGA as a software to implement VHDL 
coding, I found that a lot of limitation in the software. Although, it is easy to use 
but this software lack of functionality compared then Xilinx software. Future 
design should be done in using Xilinx software because Xilinx have a lot of 
functionality and Xilinx can zoom in into the STIM and all can be shown. 
8.4 PROBLEM SOL YING 
Problem encountered since in the beginning until the end of the project. The 
problem occur when writing the codes and during simulation. This is becau e of 
the complexity of STIM. Before writing coding for the top level l have t z om 
in into data transport module, which component occupie . Th n try l writ 
coding for the component first. After that, proceed with the top-le el m du\ 
coding. Since there are five sub modules have to complet fir t, nl trigg er 
module able to finish on time, but data transport still in devel pment. Thi, is due 
to the lack of time and lack of experience in VHDL language. 
~ Time constraint 
I'm not only took this course in this final semester. I have another four courses 
that [ have taken along with this project. Most of the course needs more 
concentration because each course has an individual and group assignment to be 
complete in a given time as well as this project. f course I have to spent more 
time study each course, to make sure l can score in the quiz and finaJ exam for 










To solve the problem, I have to manage and schedule my time properly than 
before. One month before viva, I spent most of my time in Jawinet lab because 
most of the component still not completes that time. This is to ensure the project 
can be settle down when viva week around the corner. 
~ Lack of experience in language 
Although I have learned VHDL before but I still lack of experience. A lot of 
thing to learn for more detail, because there are difficult to develop VHDL codes 
and testbench. Problems arise frequently during writing coding and simulation. A 
lot of time to spent in order to get exactly like expected output. To overc me thi 
problem, I always refer several of examples from Internet, reference b k and 



















CHAPTER 9 : CONCLUSION 
9.1 INTRODUCTION 
Design a STIM, need a lot of understanding on how the STIM function. STIM 
contains a lot of component to be a working chip. Only highly experienced 
people can design such complexity circuit. The above factor also mean that the 
time taken to complete the whole function in a STIM is not within two or three 
month. As an experienced person also, they need five years to c mplete thi 
project. Therefore this project not achieved working chip. This project 
implements the coding of component for top-level data tran port and t p lev I 
trigger. Trigger top level also has been created but ha n t en full achic 'd 
because trigger sensor and trigger actuator portrnap are not connected pr p rl 
This is due to lack of time. 
This proposed design, actually covers only the ba ic functionality fr m 
what I have understand after study the STIM. So this design mayb and ma n t 
achieved 100% as a real STIM. It might be achieved certain coding. I ha e try 
my best to totally understand on VHDL programming language, by refers 
various source from reference book internet and having a discussion with 
supervisor and moderator to share but, 1 still Jack of experience and need more 
time to really master in this hardware language. The problem encountered has 









a chance and a time to spend, study back and modify the coding, maybe the 
simulation will achieve the expected output. 
9.2 EXPERIENCED AND KNOWLEDGE 
Throughout the duration of system development a lot of invaluable experience 
has been obtained. The most important is the experience of developing hardware 
coding. Develop top level of STIM in VHDL coding is indeed challenging and 
exciting experienced. All theory that I have learned in my course la t year ha 
been applied. During the system implementation and testing I had through my 
hard time especially during testing stages. A lot of error encountered and 
sometimes there is no error but the simulation still doe not pr ve a the exp cted 
output. Sometimes, I have to repeat same process and work a few tim t g t 
any solution for the problem. Even though I have to repeat again and again, at th' 
end, I feel happy because the simulation accomplishment. From that, I ha e 
learned what my mistake and how to troubleshoot and when the rune probl m 
arise again, 1 can solve it immediately faster than the day b for . 
Beside that, by developing the project, personally I feel that I have 
learned a lot of knowledge on VHDL programming language which I never 
realized and thought before this. VHDL subject that I have learned during my 
studies, just a basic theory and easy to understand we never encountered any 
significant problem while using Peak FP A. But in the real world development, 









order to reach working chip. What I have learned before is not enough for this 
project; we have to get more information and knowledge from revision book, 
Internet and other findings to gain more example. From the examples I can get an 
indication on how to create the coding, it give a lot of hint that I never done 
before. Another thing is, to success on study we must have our own 
responsibility to ask a person who are master in those language. No need to shy 
asking someone who has more experienced, because we must learn from our own 
mistake. With the help of certain individual especially my supervisor, moderator 
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This paper provides a technical overview of the smart transducer interface module (STlM), the key 
element of the proposed IEEE-Pl451.2 Draft Standard for Transducer to Microprocessor ommunication 
Protocols and Transducer Electronic Data Sheets (TEDS) Formats. The draft standard is released for 
?alloting as of August, 1996. Objectives and genealogy of this standard arc summarized. Key technical 
mnovations such as the TEDS, representation of physical units, general calibration model, trigg rinu of 
sensors and actuators variable transfer rate between a host and the STIM, and support for multivuriublc 
transducers are briefly discussed. Detailed descriptions of the STIM, TEDS, digital interface, and plug- 
and-play operation are also provided. The specifics of physical units encoding, an example of a T D , 
and an example of timing requirements for taking a sensor reading arc also included to aid the rvi w. 
1. Objectives of IEEE-P1451 
The Drafts Sen tandard for A Smart Transducer Interface for 
tran~~rs and Actuators, IEEE-Pl451, aims at simplifying 
p1451ucer ~onnectivity to existing networks. IEEE- 
• consists of two parts: 
p~~Sl.l, developing a network independent common 
• 
0 ~ect model for smart transducers. 
Pt451.2, enabling connection of transducers to net- 
work · microprocessors. 
2· Introduction 
lrna · g111e that you can. 
• Select th . 
m e transducer best suited to solve the easureme t f the 
8 
n or control problem independently o 
• U elected control network 
se th . e same transducers on multiple control 
• networks. 
Se!e~t the control network best suited for the 
application const . . without transducer compatibility 
• ra1nts. 
Achieve a t . d . u omauc self-configuration when a trans- 
ucer I~ co nnected lo a network microprocessor. 
These arc goals the lEEE-P 1451.2 mart runsdu r 
Interface' is helping to meet. 
This paper describes the progress mad to date b th, 
IEEE-Pl451.2 Transducer to Mir pr .css r Workin • 
Group to facilitate the case of onne ting transdu crs t 
microprocessors. At the core of this ffort i · a 
transducer electronic data sheet (TED ), whi h is a data 
structure stored in a mall amount f n n olutilc 
memory, physically a elated ' ith th tran du er. h 
TEDS is used to store parsm ters which d rib the 
transducer to the network capable appli ati n pro s r 
(NCAP), making self-identification of the tran du er to a 
system possible. 
The working group has defin d the content of the TEDS 
and a digital hardware interface to access the TEDS, read 
sensors, and set actuators. The resulting hardware 
partition encapsulates the measurement aspects' in a 
smart transducer interface module (STIM) on one side of 
1 These goals are being met in combination with IEEE- 
1451. l which is not covered in thi paper. 








1e digital interface, and the application related aspects' 
n the NCAP. 
his paper describes the hardware block diagram of the 
TIM, including the TEDS and the digital interface. 
~. Background 
.ontrol networks provide many benefits for transducers,4 
uch as: 
Significant reduction of installation costs by 
eliminating long and large numbers of analog wires. 
Acceleration of control loop design cycles, reduction 
of commissioning time, and reduction of downtime. 
Dynamic configuration of measurement and control 
loops via software. 
Addition of intelligence by leveraging the micro- 
processors used for digital communication. 
)ne major problem for analog transducer manufacturers 
.s the large number of networks on the market today. It 
is currently too costly for many transducer manufacturers 
to make unique smart transducers tailored for each 
network on the market. 
In September l 993, the proposal of developing a smart 
sensor communication interface standard was accepted by 
lEEE-TC9.5 In March, 1994, the National Institute of 
Standards and Technology (NIST) and the Institute of 
Electrical and Electronics Engineers (IEEE), hosted a 
first workshop to discuss smart sensor interfaces and the 
possibility of developing a standard interface that would 
simplify connectivity of smart transducers to networks. 
Since then, a series of four more workshops have been 
held and two technical working groups formed in 
February, 1995: 
• The P 1451 .1 working group concentrating on a 
common object model for smart transducers along 
with interface specifications to the model [ 1) [2) [3). 
• The P 1451.2 working group concentrating on 
defining the TEDS, the STIM, and the digital 
interface including connector pin allocation and a 
com-munication protocol between the STIM and the 
NCAP [I] [4). 
3 Covered by Pl45 I. l. 
4 "Transducer" is defined by IEEE-P 1451 working 
groups as either a sensor or an actuator. 
5 Technical Committee 9 (TC-9) on Sensor Technology 
of the Instrumentation and Measurement Society 
4. Key technical features 
Figure IA. depicts a STIM and the associated digital 
interface as described in the P 1451.2 draft. The STIM is 
shown here under the control of a network-connected 
microprocessor. In addition to their use in control 
networks, STIMs can be used with microprocessors in a 
variety of applications such as portable instruments and 
data acquisition cards as shown in Figure lB. 
The STIM embodies specific unique features of this 
proposed standard, which are briefly described below. 
4.1 Single general purpose TEDS 
The TEDS as presently defined supports a wide variety of 
transducers with a single general purpose TEDS 
structure.6 This approach makes the rest of the system 
easier to implement and the implementation scaleable. lf 
specific fields are not required for a given transducer, 
these fields have zero width, saving the required 
memory. 
4.2 Representation of physical units 
The P 1451.2 draft adopts a general method for describing 
physical units sensed or actuated by a transducer. The 
method, described in the table in Appendix A, employs a 
binary sequence of ten bytes to encode physical units. A 
unit is represented as a product of the seven Sl7 base 
units and the two SI supplementary units, each raised to a 
rational power. This structure encodes only the 
exponents; the product is implicit. Appendix A contains 
examples for distance, pressure, acceleration, and strain. 
The U/U forms (enumerations one and three in Appendix 
A) are for expressing "dimensionless" units such as 
strain (meters per meter) and concentration (moles per 
mole). The numerator and denominator units are 
identical, each being specified by subfields two through 
ten [5). 
6 As opposed to creating a unique TEDS structure for 
each kind of transducer: for example, one TEDS 
structure for temperature sensors and another TEDS 
structure for servo actuators, each structure with unique 
required fields. 
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interface including connector pin allocation and a 
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4. Key technical features 
Figure IA. depicts a STIM and the associated digital 
interface as described in the P 1451.2 draft. The STIM is 
shown here under the control of a network-connected 
microprocessor. In addition to their use in control 
networks, STIMs can be used with microprocessors in a 
variety of applications such as portable instruments and 
data acquisition cards as shown in Figure IB. 
The STJM embodies specific unique features of this 
proposed standard, which are briefly described below. 
4. 1 Single general purpose TEDS 
The TEDS as presently defined supports a wide variety of 
transducers with a single general purpose TEDS 
structure.6 This approach makes the rest of the system 
easier to implement and the implementation scaleable. If 
specific fields are not required for a given transducer, 
these fields have zero width, saving the required 
memory. 
4.2 Representation of physical units 
The P 1451.2 draft adopts a general method for describing 
physical units sensed or actuated by a transducer. The 
method, described in the table in Appendix A, employs a 
binary sequence of ten bytes to encode physical units. A 
unit is represented as a product of the seven Sl7 base 
units and the two SI supplementary units, each raised to u 
rational power. This structure encodes only the 
exponents; the product is implicit. Appendix A contains 
examples for distance, pressure, acceleration, and strain. 
The U/U forms (enumerations one and three in Appendix. 
A) are for expressing "dimensionless" units such as 
strain (meters per meter) and concentration (moles per 
mole). The numerator and denominator units are 
identical, each being specified by subfields two through 
ten [5). 
6 As opposed to creating a unique TEDS structure for 
each kind of transducer: for example, one TEDS 
structure for temperature sensors and another TEDS 
structure for servo actuators, each structure with unique 
required fields. 
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Figure l: Hardware partition proposed by PU51.2 and possible uses for the interface 
4.3 General calibration model 
The P 1451.2 draft provides a general model to optionally 
specify the transducer calibration. It is very flexible yet 
can collapse to an acceptable size for a simple linear 
relationship. The scheme supports a multi-variable, piece- 
wise polynomial with variable segment widths and variable 
segment offsets. 
4.4 Triggering of sensors and actuators 
The proposed digital interface has hardware trigger lines to 
allow the NCAP to initiate sensor measurements and 
actuator actions, and to allow the STlM to report the 
completion of the requested actions. The NCAP can trigger 
an individual channel, or all transducer channels at once. 
ln the latter case, there are TEDS fields provided to specify 
timing offsets between the STIM's channels and to 
determine when each measurement or actuafion has 
occurred relative to the single trigger acknowledgment. 
The draft proposes that the slowest channel be the 
reference channel and that all the offsets be specified 
relative to this channel. 
4.5 Variable transfer rate between host 
and STIM 
The hardware data clock line is driven by the NCAP. 
There is a field in the TEDS which specifies the maximum 
data transport rate that the STIM can support. This 
provides a flexible mechanism to match NCAPs and 
STIMs. 
4.6 Support for multi-variable 
transducers 
P 145 l.2 includes support for multi-variable transducers in 
a single STIM. A STIM may have up to 255 inputs or 
outputs allowing the creation of multi-variable sensors, 
actuators, or combinations thereof. Several multi-variable 










Figure 2 shows the block diagram for a STIM, along with 
the interfaces between each module. A TEDS is 
incorporated into a STIM. In addition to the TEDS, the 
STlM contains logic to implement the Pl451.2 interface, 
the transducer, and any necessary signal conditioning and 
signal conversion.8 
Only interface "A" is defined by Pl451.2. Interfaces "B", 
"C" "D", and "E" allow transducer manufacturers to 
continue to obtain competitive differentiation in areas of 
performance, quality, feature set, and cost by choosing how 
these interfaces are implemented. At the same time 
P 1451.2 offers the opportunity to design transducers to a 
common interface between a STIM and NCAPs enabling 
the use of the same transducer across many networks and 
applications [6]. 
451.2 Pl451.2 Signal Signal Transducer 
, 
logic conversion 
conditioning (Sensor or 
/ 7 Actuator) 
9 block 
.. c .. D .. E 
TEDS 
.. B STIM 
Pl 
A 
Figure 2: STIM block diagram 
The P 1451.2 logic block shown in Figure 2 may be 
implemented in several ways. The working group has now 
implemented STIMs using a field programmable gate array 
(FPGA) and a low-cost microcontroller to serve as the 
logic block. These methods demonstrate that P 1451.2 
STIMs can be built today using off-the-shelf parts. The 
microcontroller option provides the additional advantage of 
potentially combining all the logic, TEDS, and signal 
conversion into one integrated circuit, where the P 1451.2 
logic block is implemented using microcontroller 
firmware. 
Figure 3 shows four examples of STlM configurations 
using a low-cost microcontroller. These examples 
demonstrate the flexibility in STIM design provided by 
Pl45 l.2. 
8 Signal conditioning and signal conversion arc not 
covered by P 1451.2. 
The first example in Figure 3A demonstrates a single 
channel analog sensor implementation. 
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Figure 3: STIM examples 
The second example in Figure 38 demonstrates the 
implementation of a digital input/output (I/O) module with 
four digital inputs and four digital outputs. The TEDS 
model in P 1451.2 allows this STIM to be described as an 
eight-channel STIM or alternatively it could be described 
as a two-channel STIM with one input channel and one 









in the model allows digital 1/0 modules with thousands of 
inputs/outputs to be implemented if such a product were 
needed. 
The third example in Figure 3C shows a STIM with 
multiple analog sensors. These four sensors could be 
measuring a process liquid. 
Figure 3D illustrates that combinations of sensors and 
actuators can be combined into one STIM to support all the 
transducers used in control system solutions. The code 
implementing the control loop could reside either in the 
NCAP or the microcontroller used to implement the 
Pl451.2 interface. 
6. TEDS 
The TEDS is one of the main technical innovations 
introduced in Pl45 l.2. A TEDS, which carries information 
about the transducer and its performance, is not a new 
concept. Companies have been embedding data structures 
in memory associated with their products for many years 
[7] [8] [9] [10]. What is new is the general model of a 
transducer behind the Pl451.2 TEDS which supports a 
wide variety of sensors and actuators. 
The TEDS contains fields that fully describe the type, 
operation, and attributes of the transducer. If the 
transducer is moved to a new location, it is moved with the 
TEDS. This way the information necessary for using the 
transducer in a system is always present. 
Figure 4 shows the main addressable sections of the TEDS 
along with examples of the content for each segment. The 
sections shown with dotted lines (calibration-TEDS, 
application speeific-TEDS and extension-TEDS) are 
optional. 
The calibration specification in the TEDS permits the 
sensor manufacturer to describe a multi-dimensional 
calibration for each channel. To eliminate high order 
polynomials it is possible to specify a segmented 
calibration where each segment can have a variable width 
and offset. lt is expected that a general correction engine 
will be present in the NCAP that understands this 
calibration scheme so that it can be run "blindly" no matter 
which transducer is attached. An example of a multi- 
segment calibration curve with simple linear segments is 
shown in Figure 5. 
Meta-TEDS 
Channel TEDS 
: Calibration TEDS: 
. Application . 
;_. '.P~~!~~-~~1?-~. _: 
. . 
: Extension TEDS : 
' . 
One per STIM: 
Contains the overall description 
of the TEDS data structure, 
worst case STIM timing 
parameters, and channel 
grouping information. 
One per STIM channel: 
Contains upper/lower range 
limits, physical units, warm up 
time, presence of self-test, 
uncertainty, data model, 
calibration model, and 
triggering parameters. 
One per STIM channel: 
Contains the last calibration 
date, calibration interval and all 
the calibration parameters 
supporting the multi-segment 
model. 
Multiple per STIM: 
For application specific use. 
Multiple per STIM: 
Used to implement future and 
industry extensions to P 1451.2. 
Figure 4: Overview of the TEOS structure 
Appendix B contains an example of the complete P 1451.2 
TEDS for a single channel pressure sensor. It is a ceramic 
presuire sensor with an analog output between 0 to 5 V de 
corresponding to 0 to 20,684, 190 Pa (3000 lb/in2) pressure 
input. The sensor has a I 0 ms response time, no 
appreciable warm-up requirement and the maximum non- 
linearity is measured to be 0.56% ofYsuppty· The primary 
components of the single channel STlM are a serial 12-bit 
analog-to-digital converter (ADC) for data conversion (75 
µs conversion cycle), and an 8-bit PIC-type processor with 
4K by 12-bit on-chip EEPROM (8 MHz operation). 
Calibration is fixed and is specified using five equal 
segments with non-zero offsets for each segment. This 
allows first order calibration functions to be used to reduce 

















Figure 5: Multi-segment calibration curve 
This specific TEDS implementation in Appendix B 
required the following amount of memory: 
Meta TEDS 366 bytes 
Channel TEDS 96 bytes 
Calibration TEDS 103 bytes 
Total 565 bytes 
Out of the 565 bytes, the manufacturer identification 
consumed 55 bytes, and product description consumed 205 
bytes, for a total of 260 bytes or 46% of the TEDS. 
The TEDS in Appendix B was created by Texas 
Instruments to demonstrate how a real transducer could be 
described by P1451.2. This does not imply that Texas 
Instruments will be offering this as a product. 
7. Digital interface 
Figure lA shows the digital lines specified in the digital 
interface. Basic communications between the NCAP and 
STIM require four lines (DCLK, DOUT, DIN, and NIOE). 
DCLK is driven by the NCAP. The data transfers are based 
on SPI-like (serial peripheral interface), bit-transfer 
protocol. 
The NCAP drives the NTRIG line to initiate a 
measurement or action, and the STIM uses the NTRACK 
line to acknowledge that the requested function has been 
performed. The STIM can notify the NCAP of any 
exception conditions by use of the NlO_INT line. 
The P 1451 .2 draft defines a set of status registers to 
support notification of standard exceptions such as 
hardware errors, busy channels, STIM power cycle, 
calibration failure, and self-test failure. 
A power supply of +5 V is also a part of the interface 
specification. 
Appendix C shows a timing diagram of the digital 
interface while reading from a sensor. 
8. "Plug and play" operation 
The operating mode for Pl45 l.2 transducers is "plug-and- 
play." Since the TEDS resides with the transducer, one is 
able to move the transducer from one NCAP to another and 
simply plug it in to achieve self-identification. Figure 6 
shows a temperature STlM connecied to an NCAP of one 
vendor's network. The pressure STIM can be connected 
either to the same network or plugged into any of the 
NCAPs on the second network. 
"Plug & play" operation requires standardization of a 
connector. The P 1451.2 draft proposes three types of 
connectors which have been defined for different 
environments where the standard may find use. 
Control network "A" 
NCAP ST[M (tcmµ:mturc) 
NCAP ·- .. o-J STIM (pressure) 




Figure 6: "Plug-and-play" model of use 
It is important to note that P 1451.2 may be implemented as 
a single row of pins or wires connecting two circuit boards 
(an NCAP and a STIM) together. This implementation 
could be used internally on a product where the separation 
between NCAP and STIM is not visible to the user. A 
company may want to build several networked transducers 
and use a common internal interface (P 1451.2) to join the 
transducer portion with the network/application portion of 
the networked smart transducer. 
Figure 7 A shows the NCAP hardware support required to 









an eight bit microprocessor port or it may be hardware 
assisted. 
Figure 7B shows a very simple NCAP firmware block 
diagram with three blocks: STIM driver, application code 
and the network protocol stack. The SfIM driver is 
composed of four major functions: 
• "Bits and bytes" is responsible for getting data across 
the interface. 
• "TEDS parser" has knowledge about the P\451.2 
TEDS structure and assembles the data into 
meaningful pieces. 
• "Correction engine" is the algorithm that converts raw 
readings from the STIM into units specified in the 
TEDS for sensors or units specified in the TEDS into 
STIM settings for actuators. 
• "Pl451.2 application programming interface (APl) 
driver" provides access to TEDS blocks, sensor 
readings, actuator control, triggers and interrupt 
requests. 






B) NCAP firmware 
NCAP 
Network Application STIM 
protocol firmware driver 4----.j STIM I 
stack 
Pl451.2 API Bits 
driver TEDS and 
Correction parser bytes 
engine 
Figure 7: NCAP support required for PUSl.2 
Most of the TEDS' contents need not be parsed and kept 
on the NCAP. This will depend on the measurement or 
control problem being solved and differentiation desired in 
NCAP products. If the application needs the contents of the 
TEDS for use in another part of the system, then the TEDS 
may be read from the STIM and sent out over the network 
with very little parsing. If the NCAP will be making 
sensor measurements and sending sensor readings in 
engineering units, then the calibration factors must be 
parsed and kept on the NCAP for use by a correction 
engine. 
In principle only one STIM driver for each kind of NCAP 
is required to support P 1451.2. For each microprocessor 
family supporting this proposed standard there could be a 
single software driver for the P 1451.2 interface, a single 
TEDS parser, and a single conversion engine. 
[t is expected that the drivers for the popular networks will 
be developed by the network providers. In past demo 
implementations, three network providers developed IEEE- 
1451.2 drivers for their network's NCAPs: Allen-Bradley 
Company (Deviceblet'"), Echelon Corporation 
(LonWorks™) and Honeywell Micro Switch Division 
(Smart Distributed System™).** 
9. Status of proposed standard 
The working group has released IEEE-P 1451.2 02.0 I [ 11] 
to IEEE for balloting by approximately fifty IEEE 
Members. 
Persons interested in participation in the working group 
please contact: 
Kang Lee at NIST 
(30 I )-97 5-6602 
Email: Kang.Lee@NIST.GOV 
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11. Summary 
We have presented an overview of the technical aspects of 
IEEE-P 1451.2. In addition, some of the practical 
considerations for implementation and support of the 
standard have been discussed. The working group has 
made progress and has reached the first official IEEE 
ballot milestone permitting a wider audience to obtain a 
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